summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorImre Kaloz <kaloz@openwrt.org>2011-05-31 23:55:33 +0000
committerImre Kaloz <kaloz@openwrt.org>2011-05-31 23:55:33 +0000
commitacbb2db5e22e5041a82c825c7a4574d7193bbfcd (patch)
tree27589096816841ba1b3c634ed454861f17be5d98
parent41a169115b56cee08ba5ac0c85275c91b3193830 (diff)
downloadmtk-20170518-acbb2db5e22e5041a82c825c7a4574d7193bbfcd.zip
mtk-20170518-acbb2db5e22e5041a82c825c7a4574d7193bbfcd.tar.gz
mtk-20170518-acbb2db5e22e5041a82c825c7a4574d7193bbfcd.tar.bz2
fixup pcie clock, thanks Chris
SVN-Revision: 27072
-rw-r--r--target/linux/cns3xxx/patches/054-cns3xxx_pcie_clock.patch11
1 files changed, 11 insertions, 0 deletions
diff --git a/target/linux/cns3xxx/patches/054-cns3xxx_pcie_clock.patch b/target/linux/cns3xxx/patches/054-cns3xxx_pcie_clock.patch
new file mode 100644
index 0000000..0c6c525
--- /dev/null
+++ b/target/linux/cns3xxx/patches/054-cns3xxx_pcie_clock.patch
@@ -0,0 +1,11 @@
+--- a/arch/arm/mach-cns3xxx/pcie.c
++++ b/arch/arm/mach-cns3xxx/pcie.c
+@@ -378,8 +378,6 @@ static int __init cns3xxx_pcie_init(void
+ for (i = 0; i < ARRAY_SIZE(cns3xxx_pcie); i++) {
+ iotable_init(cns3xxx_pcie[i].cfg_bases,
+ ARRAY_SIZE(cns3xxx_pcie[i].cfg_bases));
+- cns3xxx_pwr_clk_en(0x1 << PM_CLK_GATE_REG_OFFSET_PCIE(i));
+- cns3xxx_pwr_soft_rst(0x1 << PM_SOFT_RST_REG_OFFST_PCIE(i));
+ cns3xxx_pcie_check_link(&cns3xxx_pcie[i]);
+ cns3xxx_pcie_hw_init(&cns3xxx_pcie[i]);
+ pci_common_init(&cns3xxx_pcie[i].hw_pci);