diff options
author | Gabor Juhos <juhosg@openwrt.org> | 2009-06-25 19:45:51 +0000 |
---|---|---|
committer | Gabor Juhos <juhosg@openwrt.org> | 2009-06-25 19:45:51 +0000 |
commit | ded8355b494b9f81c131840641991f64bd74d2f8 (patch) | |
tree | 788de7917272e7a9309f6dacef7ea0ac8a7c0519 /package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch | |
parent | 098c284c6bbe872509aa3eb2ea54a1655cd74136 (diff) | |
download | mtk-20170518-ded8355b494b9f81c131840641991f64bd74d2f8.zip mtk-20170518-ded8355b494b9f81c131840641991f64bd74d2f8.tar.gz mtk-20170518-ded8355b494b9f81c131840641991f64bd74d2f8.tar.bz2 |
mac80211: add more ath9k patches
SVN-Revision: 16562
Diffstat (limited to 'package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch')
-rw-r--r-- | package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch | 33 |
1 files changed, 33 insertions, 0 deletions
diff --git a/package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch b/package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch new file mode 100644 index 0000000..f4937f7 --- /dev/null +++ b/package/mac80211/patches/404-ath9k-wake-up-the-chip-for-TSF-reset.patch @@ -0,0 +1,33 @@ +From d2fa21debb4ea8c022b0fbed165eea821d19da9e Mon Sep 17 00:00:00 2001 +From: Gabor Juhos <juhosg@openwrt.org> +Date: Sat, 20 Jun 2009 23:57:22 +0200 +Subject: [PATCH] ath9k: wake up the chip for TSF reset + +If we are in NETWORK SLEEP state, AR_SLP32_TSF_WRITE_STATUS limit +always exceeds in 'ath9k_hw_reset_tsf', because reading of the +AR_SLP3 register always return with the magic 0xdeadbeef value. + +Changes-licensed-under: ISC +Signed-off-by: Gabor Juhos <juhosg@openwrt.org> +--- + drivers/net/wireless/ath/ath9k/hw.c | 2 ++ + 1 files changed, 2 insertions(+), 0 deletions(-) + +--- a/drivers/net/wireless/ath/ath9k/hw.c ++++ b/drivers/net/wireless/ath/ath9k/hw.c +@@ -3803,6 +3803,7 @@ void ath9k_hw_reset_tsf(struct ath_hw *a + { + int count; + ++ ath9k_ps_wakeup(ah->ah_sc); + count = 0; + while (REG_READ(ah, AR_SLP32_MODE) & AR_SLP32_TSF_WRITE_STATUS) { + count++; +@@ -3814,6 +3815,7 @@ void ath9k_hw_reset_tsf(struct ath_hw *a + udelay(10); + } + REG_WRITE(ah, AR_RESET_TSF, AR_RESET_TSF_ONCE); ++ ath9k_ps_restore(ah->ah_sc); + } + + bool ath9k_hw_set_tsfadjust(struct ath_hw *ah, u32 setting) |