diff options
| author | Nicolas Thill <nico@openwrt.org> | 2007-09-06 19:35:08 +0000 |
|---|---|---|
| committer | Nicolas Thill <nico@openwrt.org> | 2007-09-06 19:35:08 +0000 |
| commit | 929f86c30eb030b6eb52c44326a1b4d4a57aa2c6 (patch) | |
| tree | cf8bcaa2e3863b6ab2935275f76d8db545eaca2f /target/linux/ar7/files/include | |
| parent | 22742b2d7e46c5cf1a0e2e5ce4963640d0181f15 (diff) | |
| download | mtk-20170518-929f86c30eb030b6eb52c44326a1b4d4a57aa2c6.zip mtk-20170518-929f86c30eb030b6eb52c44326a1b4d4a57aa2c6.tar.gz mtk-20170518-929f86c30eb030b6eb52c44326a1b4d4a57aa2c6.tar.bz2 | |
cosmetic fixes for ar7: indent, use lowercase hex notation, format
SVN-Revision: 8656
Diffstat (limited to 'target/linux/ar7/files/include')
| -rw-r--r-- | target/linux/ar7/files/include/asm-mips/ar7/ar7.h | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/target/linux/ar7/files/include/asm-mips/ar7/ar7.h b/target/linux/ar7/files/include/asm-mips/ar7/ar7.h index ae1d419..5ed005e 100644 --- a/target/linux/ar7/files/include/asm-mips/ar7/ar7.h +++ b/target/linux/ar7/files/include/asm-mips/ar7/ar7.h @@ -33,9 +33,9 @@ #define AR7_REGS_UART0 (AR7_REGS_BASE + 0x0e00) #define AR7_REGS_RESET (AR7_REGS_BASE + 0x1600) #define AR7_REGS_VLYNQ0 (AR7_REGS_BASE + 0x1800) -#define AR7_REGS_DCL (AR7_REGS_BASE + 0x1A00) -#define AR7_REGS_VLYNQ1 (AR7_REGS_BASE + 0x1C00) -#define AR7_REGS_MDIO (AR7_REGS_BASE + 0x1E00) +#define AR7_REGS_DCL (AR7_REGS_BASE + 0x1a00) +#define AR7_REGS_VLYNQ1 (AR7_REGS_BASE + 0x1c00) +#define AR7_REGS_MDIO (AR7_REGS_BASE + 0x1e00) #define AR7_REGS_IRQ (AR7_REGS_BASE + 0x2400) #define AR7_REGS_MAC1 (AR7_REGS_BASE + 0x2800) @@ -43,9 +43,9 @@ #define UR8_REGS_WDT (AR7_REGS_BASE + 0x0b00) #define UR8_REGS_UART1 (AR7_REGS_BASE + 0x0f00) -#define AR7_RESET_PEREPHERIAL 0x0 -#define AR7_RESET_SOFTWARE 0x4 -#define AR7_RESET_STATUS 0x8 +#define AR7_RESET_PEREPHERIAL 0x0 +#define AR7_RESET_SOFTWARE 0x4 +#define AR7_RESET_STATUS 0x8 #define AR7_RESET_BIT_CPMAC_LO 17 #define AR7_RESET_BIT_CPMAC_HI 21 @@ -53,10 +53,10 @@ #define AR7_RESET_BIT_EPHY 26 /* GPIO control registers */ -#define AR7_GPIO_INPUT 0x0 -#define AR7_GPIO_OUTPUT 0x4 -#define AR7_GPIO_DIR 0x8 -#define AR7_GPIO_ENABLE 0xC +#define AR7_GPIO_INPUT 0x0 +#define AR7_GPIO_OUTPUT 0x4 +#define AR7_GPIO_DIR 0x8 +#define AR7_GPIO_ENABLE 0xc #define AR7_CHIP_7100 0x18 #define AR7_CHIP_7200 0x2b |