summaryrefslogtreecommitdiff
path: root/target/linux/ar7/files
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2007-12-04 12:49:54 +0000
committerFelix Fietkau <nbd@openwrt.org>2007-12-04 12:49:54 +0000
commit5dc134c5420579de99dcdbde07882caaac53ec71 (patch)
treeb51ab642611ad20f6f7976e0d0b87e5ad4f3c30d /target/linux/ar7/files
parentedc74f8cc3f810b03a39b5f98bd0c3908d5c9303 (diff)
downloadmtk-20170518-5dc134c5420579de99dcdbde07882caaac53ec71.zip
mtk-20170518-5dc134c5420579de99dcdbde07882caaac53ec71.tar.gz
mtk-20170518-5dc134c5420579de99dcdbde07882caaac53ec71.tar.bz2
Fix VLYNQ device enable for DG834Gv1
This patch allows VLYNQ devices on the DG834Gv1 to be successfully enabled. Currently the "__vlynq_enable_device" function attempts to set the VLYNQ device clock divisor to values from 1 through 8 until a link is successfully established. On the DG834Gv1 (but not the DG834Gv2), setting the VLYNQ device clock divisor to 1 (full rate) results in all further VLYNQ operations failing (including software reset), so the device is never enabled. This patches changes the function to only attempt divisors 2 through 8, and hence the device is successfully enabled. Signed-off-by: Nick Forbes <nick.forbes@huntsworth.com> --------- SVN-Revision: 9656
Diffstat (limited to 'target/linux/ar7/files')
-rw-r--r--target/linux/ar7/files/drivers/vlynq/vlynq.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/linux/ar7/files/drivers/vlynq/vlynq.c b/target/linux/ar7/files/drivers/vlynq/vlynq.c
index 0dd6c18..374562c 100644
--- a/target/linux/ar7/files/drivers/vlynq/vlynq.c
+++ b/target/linux/ar7/files/drivers/vlynq/vlynq.c
@@ -373,7 +373,7 @@ static int __vlynq_enable_device(struct vlynq_device *dev)
case vlynq_div_auto:
/* Only try locally supplied clock, others cause problems */
vlynq_reg_write(dev->remote->control, 0);
- for (i = vlynq_ldiv1; i <= vlynq_ldiv8; i++) {
+ for (i = vlynq_ldiv2; i <= vlynq_ldiv8; i++) {
vlynq_reg_write(dev->local->control,
VLYNQ_CTRL_CLOCK_INT |
VLYNQ_CTRL_CLOCK_DIV(i - vlynq_ldiv1));