summaryrefslogtreecommitdiff
path: root/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2015-07-07 08:05:50 +0000
committerFelix Fietkau <nbd@openwrt.org>2015-07-07 08:05:50 +0000
commit7acbd52055067c246a9f87b62b4df5f74293204b (patch)
treed8fed116fe6899300b765dffd08cb8613d0618e9 /target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
parent6097f550e004712cad38b69af8715c14d3afef3f (diff)
downloadmtk-20170518-7acbd52055067c246a9f87b62b4df5f74293204b.zip
mtk-20170518-7acbd52055067c246a9f87b62b4df5f74293204b.tar.gz
mtk-20170518-7acbd52055067c246a9f87b62b4df5f74293204b.tar.bz2
ar71xx: fix ethernet initialization on QCA953x-based boards (TP-Link TL-WR841N/ND v9, Compex WPJ531)
The initialization routines for these boards were relying on some (wrong) defaults for the QCA953x ethernet. Make these defaults explicit to prevent breaking them when the QCA953x defaults are fixed. Signed-off-by: Matthias Schiffer <mschiffer@universe-factory.net> SVN-Revision: 46206
Diffstat (limited to 'target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c')
-rw-r--r--target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
index bc13d70..e665a2e 100644
--- a/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
+++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-wpj531.c
@@ -105,12 +105,19 @@ static void __init common_setup(void)
ath79_register_mdio(0, 0x0);
/* LAN */
+ ath79_eth0_data.duplex = DUPLEX_FULL;
+ ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+ ath79_eth0_data.speed = SPEED_100;
+ ath79_eth0_data.phy_mask = BIT(4);
ath79_init_mac(ath79_eth0_data.mac_addr, mac, 0);
ath79_register_eth(0);
/* WAN */
ath79_switch_data.phy4_mii_en = 1;
+ ath79_eth1_data.duplex = DUPLEX_FULL;
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
+ ath79_eth1_data.speed = SPEED_100;
+ ath79_switch_data.phy_poll_mask |= BIT(4);
ath79_init_mac(ath79_eth1_data.mac_addr, mac, 1);
ath79_register_eth(1);