summaryrefslogtreecommitdiff
path: root/target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch
diff options
context:
space:
mode:
authorStijn Segers <foss@volatilesystems.org>2018-04-03 20:25:20 +0200
committerHauke Mehrtens <hauke@hauke-m.de>2018-04-14 14:52:49 +0200
commita9b6077402730537ef19dd95b3583d6aeb3e3fbd (patch)
tree7b642983e36bb4d2d08f0549986f962a051447ec /target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch
parent09d95e44fc3d1a9f900b7305b10dc241a12d6f37 (diff)
downloadmtk-20170518-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.zip
mtk-20170518-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.tar.gz
mtk-20170518-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.tar.bz2
kernel: bump kernel 4.4 to 4.4.126 for 17.01
* Refreshed patches Compile-tested: ar71xx, ramips/mt7621, x86/64 Run-tested: ar71xx Signed-off-by: Stijn Segers <foss@volatilesystems.org>
Diffstat (limited to 'target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch')
-rw-r--r--target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch4
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch b/target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch
index 33d7937..d87919f 100644
--- a/target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch
+++ b/target/linux/brcm2708/patches-4.4/0262-clk-bcm2835-add-missing-PLL-clock-dividers.patch
@@ -14,7 +14,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net>
--- a/drivers/clk/bcm/clk-bcm2835.c
+++ b/drivers/clk/bcm/clk-bcm2835.c
-@@ -1389,6 +1389,22 @@ static const struct bcm2835_clk_desc clk
+@@ -1393,6 +1393,22 @@ static const struct bcm2835_clk_desc clk
.load_mask = CM_PLLA_LOADPER,
.hold_mask = CM_PLLA_HOLDPER,
.fixed_divider = 1),
@@ -37,7 +37,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net>
/* PLLB is used for the ARM's clock. */
[BCM2835_PLLB] = REGISTER_PLL(
-@@ -1503,6 +1519,22 @@ static const struct bcm2835_clk_desc clk
+@@ -1507,6 +1523,22 @@ static const struct bcm2835_clk_desc clk
.load_mask = CM_PLLD_LOADPER,
.hold_mask = CM_PLLD_HOLDPER,
.fixed_divider = 1),