summaryrefslogtreecommitdiff
path: root/target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2015-11-21 10:54:53 +0000
committerFelix Fietkau <nbd@openwrt.org>2015-11-21 10:54:53 +0000
commit575413a779e97db85e42d20750272306bfbd3ff1 (patch)
treec16d6ea332c7cbd115b0187eda0d457427d55e6f /target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
parent44b8472f1635d05eeb20bc2110e2dba38a3a10dd (diff)
downloadmtk-20170518-575413a779e97db85e42d20750272306bfbd3ff1.zip
mtk-20170518-575413a779e97db85e42d20750272306bfbd3ff1.tar.gz
mtk-20170518-575413a779e97db85e42d20750272306bfbd3ff1.tar.bz2
ipq806x: fix pcie tx0-term-offset setting
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 47543
Diffstat (limited to 'target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch')
-rw-r--r--target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch4
1 files changed, 3 insertions, 1 deletions
diff --git a/target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch b/target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
index 4c53d50..b2abe10 100644
--- a/target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
+++ b/target/linux/ipq806x/patches-3.18/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
@@ -40,7 +40,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
spi_pins: spi_pins {
mux {
pins = "gpio18", "gpio19", "gpio21";
-@@ -115,5 +133,19 @@
+@@ -115,5 +133,21 @@
usb30@1 {
status = "ok";
};
@@ -50,6 +50,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
+ reset-gpio = <&qcom_pinmux 3 0>;
+ pinctrl-0 = <&pcie0_pins>;
+ pinctrl-names = "default";
++ phy-tx0-term-offset = <7>;
+ };
+
+ pcie1: pci@1b700000 {
@@ -57,6 +58,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
+ reset-gpio = <&qcom_pinmux 48 0>;
+ pinctrl-0 = <&pcie1_pins>;
+ pinctrl-names = "default";
++ phy-tx0-term-offset = <7>;
+ };
};
};