summaryrefslogtreecommitdiff
path: root/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
diff options
context:
space:
mode:
authorPavel Kubelun <be.dissent@gmail.com>2016-11-08 15:52:46 +0300
committerJohn Crispin <john@phrozen.org>2016-11-16 10:59:30 +0100
commitbb8f5162fd76bba8a5bf661f674f4904259249f6 (patch)
tree1a2d64cc4a7fe78ed4fe22db5e13079907172cb3 /target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
parent84781cb6dc2004912cde1e2b37c91148c19a9ac4 (diff)
downloadmtk-20170518-bb8f5162fd76bba8a5bf661f674f4904259249f6.zip
mtk-20170518-bb8f5162fd76bba8a5bf661f674f4904259249f6.tar.gz
mtk-20170518-bb8f5162fd76bba8a5bf661f674f4904259249f6.tar.bz2
ipq806x: fix pci pins
Fix pci pins drive-strength according to oem sources. Signed-off-by: Pavel Kubelun <be.dissent@gmail.com>
Diffstat (limited to 'target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch')
-rw-r--r--target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch9
1 files changed, 5 insertions, 4 deletions
diff --git a/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch b/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
index 2394926..31a384f 100644
--- a/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
+++ b/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
@@ -63,7 +63,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
/ {
model = "Qualcomm IPQ8064";
-@@ -99,6 +102,33 @@
+@@ -99,6 +102,34 @@
interrupt-controller;
#interrupt-cells = <2>;
interrupts = <0 16 0x4>;
@@ -72,7 +72,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
+ mux {
+ pins = "gpio3";
+ function = "pcie1_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
+ };
+ };
@@ -81,7 +81,7 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
+ mux {
+ pins = "gpio48";
+ function = "pcie2_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
+ };
+ };
@@ -90,8 +90,9 @@ Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
+ mux {
+ pins = "gpio63";
+ function = "pcie3_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
++ output-low;
+ };
+ };
};