summaryrefslogtreecommitdiff
path: root/target/linux/sibyte/patches-3.3/101-rhone_physmap.patch
diff options
context:
space:
mode:
authorGabor Juhos <juhosg@openwrt.org>2012-05-12 10:49:26 +0000
committerGabor Juhos <juhosg@openwrt.org>2012-05-12 10:49:26 +0000
commitfd651daa4baa64c78555a1afe128bdd762e3765f (patch)
treede455b703c3420f678178c9776d30c21146bc1bf /target/linux/sibyte/patches-3.3/101-rhone_physmap.patch
parent4f6acae5f796b90364ebccdee3121520545b4404 (diff)
downloadmtk-20170518-fd651daa4baa64c78555a1afe128bdd762e3765f.zip
mtk-20170518-fd651daa4baa64c78555a1afe128bdd762e3765f.tar.gz
mtk-20170518-fd651daa4baa64c78555a1afe128bdd762e3765f.tar.bz2
sibyte: add 3.3 support
SVN-Revision: 31680
Diffstat (limited to 'target/linux/sibyte/patches-3.3/101-rhone_physmap.patch')
-rw-r--r--target/linux/sibyte/patches-3.3/101-rhone_physmap.patch82
1 files changed, 82 insertions, 0 deletions
diff --git a/target/linux/sibyte/patches-3.3/101-rhone_physmap.patch b/target/linux/sibyte/patches-3.3/101-rhone_physmap.patch
new file mode 100644
index 0000000..fb91737
--- /dev/null
+++ b/target/linux/sibyte/patches-3.3/101-rhone_physmap.patch
@@ -0,0 +1,82 @@
+--- a/arch/mips/sibyte/swarm/platform.c
++++ b/arch/mips/sibyte/swarm/platform.c
+@@ -5,6 +5,7 @@
+ #include <linux/platform_device.h>
+ #include <linux/ata_platform.h>
+
++#include <asm/addrspace.h>
+ #include <asm/sibyte/board.h>
+ #include <asm/sibyte/sb1250_genbus.h>
+ #include <asm/sibyte/sb1250_regs.h>
+@@ -137,3 +138,71 @@ static int __init sb1250_device_init(voi
+ return ret;
+ }
+ device_initcall(sb1250_device_init);
++
++#ifdef CONFIG_SIBYTE_RHONE
++
++#include <linux/mtd/partitions.h>
++#include <linux/mtd/physmap.h>
++
++/* The board has 16MB flash but CFE sets up only 2MB */
++#define PHYS_TO_K1(a) CKSEG1ADDR(a)
++#define BOOTROM_SIZE 0x100
++
++static void fixup_cs0_size(void)
++{
++ SBWRITECSR(((A_IO_EXT_CS_BASE(0)) + R_IO_EXT_MULT_SIZE), BOOTROM_SIZE);
++}
++
++static struct mtd_partition flash_parts[] = {
++ {
++ .name = "cfe",
++ .offset = 0x00000000,
++ .size = 0x00200000,
++ .mask_flags = MTD_WRITEABLE,
++ },
++ {
++ .name = "os",
++ .offset = 0x00200000,
++ .size = 0x00d00000,
++ },
++ {
++ .name = "environment",
++ .offset = 0x00f00000,
++ .size = 0x00100000,
++ .mask_flags = MTD_WRITEABLE,
++ },
++};
++
++static struct physmap_flash_data flash_data = {
++ .width = 1,
++ .nr_parts = ARRAY_SIZE(flash_parts),
++ .parts = flash_parts,
++};
++
++static struct resource flash_resource = {
++ .start = 0x1fc00000,
++ .end = 0x20bfffff,
++ .flags = IORESOURCE_MEM,
++};
++
++static struct platform_device flash_device = {
++ .name = "physmap-flash",
++ .id = 0,
++ .resource = &flash_resource,
++ .num_resources = 1,
++ .dev = {
++ .platform_data = &flash_data,
++ },
++};
++
++static int __init flash_setup(void)
++{
++ fixup_cs0_size();
++ platform_device_register(&flash_device);
++
++ return 0;
++};
++
++device_initcall(flash_setup);
++
++#endif /* CONFIG_SIBYTE_RHONE */