summaryrefslogtreecommitdiff
path: root/target/linux
diff options
context:
space:
mode:
authorLuka Perkov <luka@openwrt.org>2014-02-15 22:54:34 +0000
committerLuka Perkov <luka@openwrt.org>2014-02-15 22:54:34 +0000
commit6e0fd6d51859be6c8d18e6b0c5a1ae8f7dd6555e (patch)
treec0e98b3baa3e5af25c1ae8bcab103eb1b6e9076d /target/linux
parenteddc327c7ca388d953fd74260ac9b429d57d3da8 (diff)
downloadmtk-20170518-6e0fd6d51859be6c8d18e6b0c5a1ae8f7dd6555e.zip
mtk-20170518-6e0fd6d51859be6c8d18e6b0c5a1ae8f7dd6555e.tar.gz
mtk-20170518-6e0fd6d51859be6c8d18e6b0c5a1ae8f7dd6555e.tar.bz2
lantiq: fix typo in pinctl driver
Signed-off-by: Antonios Vamporakis <ant@area128.com> SVN-Revision: 39588
Diffstat (limited to 'target/linux')
-rw-r--r--target/linux/lantiq/patches-3.10/0035-pinctrl-lantiq-fix-typo.patch32
1 files changed, 32 insertions, 0 deletions
diff --git a/target/linux/lantiq/patches-3.10/0035-pinctrl-lantiq-fix-typo.patch b/target/linux/lantiq/patches-3.10/0035-pinctrl-lantiq-fix-typo.patch
new file mode 100644
index 0000000..bc26ebc
--- /dev/null
+++ b/target/linux/lantiq/patches-3.10/0035-pinctrl-lantiq-fix-typo.patch
@@ -0,0 +1,32 @@
+From a1edd49e42f1b79015dab2d5d7057ef39730a789 Mon Sep 17 00:00:00 2001
+From: Antonios Vamporakis <ant@area128.com>
+Date: Sun, 29 Dec 2013 22:48:02 +0100
+Subject: [PATCH] pinctrl/lantiq: fix typo
+
+Signed-off-by: Antonios Vamporakis <ant@area128.com>
+CC: John Crispin <blogic@openwrt.org>
+Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
+---
+ drivers/pinctrl/pinctrl-xway.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/pinctrl/pinctrl-xway.c b/drivers/pinctrl/pinctrl-xway.c
+index ed2d1ba..e66f4ca 100644
+--- a/drivers/pinctrl/pinctrl-xway.c
++++ b/drivers/pinctrl/pinctrl-xway.c
+@@ -332,10 +332,10 @@ static const struct ltq_pin_group xway_grps[] = {
+ GRP_MUX("mdio", MDIO, pins_mdio),
+ GRP_MUX("gphy0 led0", GPHY, pins_gphy0_led0),
+ GRP_MUX("gphy0 led1", GPHY, pins_gphy0_led1),
+- GRP_MUX("gphy0 lde2", GPHY, pins_gphy0_led2),
++ GRP_MUX("gphy0 led2", GPHY, pins_gphy0_led2),
+ GRP_MUX("gphy1 led0", GPHY, pins_gphy1_led0),
+ GRP_MUX("gphy1 led1", GPHY, pins_gphy1_led1),
+- GRP_MUX("gphy1 lde2", GPHY, pins_gphy1_led2),
++ GRP_MUX("gphy1 led2", GPHY, pins_gphy1_led2),
+ };
+
+ static const struct ltq_pin_group ase_grps[] = {
+--
+1.8.5.3
+