summaryrefslogtreecommitdiff
path: root/target
diff options
context:
space:
mode:
authorD. Andrei Măceș <dmaces@nd.edu>2016-04-13 17:51:50 -0400
committerJo-Philipp Wich <jo@mein.io>2016-05-10 10:43:13 +0200
commit823c58a1cfb08b14eb844fdae38cc5c6b783d081 (patch)
tree4f47403d1143dbb2458928b9ae9be57b804d8b86 /target
parent15702770943bb25ac6b4b2eab954467ed52ff4d2 (diff)
downloadmtk-20170518-823c58a1cfb08b14eb844fdae38cc5c6b783d081.zip
mtk-20170518-823c58a1cfb08b14eb844fdae38cc5c6b783d081.tar.gz
mtk-20170518-823c58a1cfb08b14eb844fdae38cc5c6b783d081.tar.bz2
ramips: mt7620: [UPSTREAM] fix USB frequency scaling
The logic for the SoC check got inverted. We need to check if it's not a MT76x8. Signed-off-by: D. Andrei Măceș <dmaces@nd.edu>
Diffstat (limited to 'target')
-rw-r--r--target/linux/ramips/patches-4.4/0080-MIPS-ralink-fix-USB-frequency-scaling.patch33
1 files changed, 33 insertions, 0 deletions
diff --git a/target/linux/ramips/patches-4.4/0080-MIPS-ralink-fix-USB-frequency-scaling.patch b/target/linux/ramips/patches-4.4/0080-MIPS-ralink-fix-USB-frequency-scaling.patch
new file mode 100644
index 0000000..0f3129e
--- /dev/null
+++ b/target/linux/ramips/patches-4.4/0080-MIPS-ralink-fix-USB-frequency-scaling.patch
@@ -0,0 +1,33 @@
+From ae28413b3b8901ea00af3571e1c90d0228976e16 Mon Sep 17 00:00:00 2001
+From: John Crispin <blogic@openwrt.org>
+Date: Mon, 4 Jan 2016 20:23:57 +0100
+Subject: [PATCH 80/81] MIPS: ralink: fix USB frequency scaling
+
+Commit 418d29c87061 ("MIPS: ralink: Unify SoC id handling") was not fully
+correct. The logic for the SoC check got inverted. We need to check if it
+is not a MT76x8.
+
+Signed-off-by: John Crispin <blogic@openwrt.org>
+Cc: linux-mips@linux-mips.org
+Patchwork: https://patchwork.linux-mips.org/patch/11992/
+Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
+---
+ arch/mips/ralink/mt7620.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/arch/mips/ralink/mt7620.c b/arch/mips/ralink/mt7620.c
+index dfb04fc..fc19932 100644
+--- a/arch/mips/ralink/mt7620.c
++++ b/arch/mips/ralink/mt7620.c
+@@ -439,7 +439,7 @@ void __init ralink_clk_init(void)
+ ralink_clk_add("10000c00.uartlite", periph_rate);
+ ralink_clk_add("10180000.wmac", xtal_rate);
+
+- if (IS_ENABLED(CONFIG_USB) && is_mt76x8()) {
++ if (IS_ENABLED(CONFIG_USB) && !is_mt76x8()) {
+ /*
+ * When the CPU goes into sleep mode, the BUS clock will be
+ * too low for USB to function properly. Adjust the busses
+--
+2.1.4
+