summaryrefslogtreecommitdiff
path: root/package/uboot-lantiq/files/board/infineon/easy50712/danube.c
blob: f9b2b7626ccc1fcf02d14c56edba75278876f567 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
/*
 * (C) Copyright 2003
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 *
 * (C) Copyright 2010
 * Thomas Langer, Ralph Hempel
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <command.h>
#include <netdev.h>
#include <miiphy.h>
#include <asm/addrspace.h>
#include <asm/danube.h>
#include <asm/reboot.h>
#include <asm/io.h>
#if defined(CONFIG_CMD_HTTPD)
#include <httpd.h>
#endif

extern ulong ifx_get_ddr_hz(void);
extern ulong ifx_get_cpuclk(void);

/* definitions for external PHYs / Switches */
/* Split values into phy address and register address */
#define PHYADDR(_reg)	((_reg >> 5) & 0xff), (_reg & 0x1f)

/* IDs and registers of known external switches */
#define ID_SAMURAI_0	0x1020
#define ID_SAMURAI_1	0x0007
#define SAMURAI_ID_REG0	0xA0
#define SAMURAI_ID_REG1	0xA1

#define ID_TANTOS	0x2599

void _machine_restart(void)
{
	*DANUBE_RCU_RST_REQ |=1<<30;
}

#ifdef CONFIG_SYS_RAMBOOT
phys_size_t initdram(int board_type)
{
	return get_ram_size((long *)CONFIG_SYS_SDRAM_BASE, CONFIG_SYS_MAX_RAM);
}
#elif defined(CONFIG_USE_DDR_RAM)
phys_size_t initdram(int board_type)
{
	return (CONFIG_SYS_MAX_RAM);
}
#else

static ulong max_sdram_size(void)     /* per Chip Select */
{
	/* The only supported SDRAM data width is 16bit.
	 */
#define CFG_DW	4

	/* The only supported number of SDRAM banks is 4.
	 */
#define CFG_NB	4

	ulong cfgpb0 = *DANUBE_SDRAM_MC_CFGPB0;
	int   cols   = cfgpb0 & 0xF;
	int   rows   = (cfgpb0 & 0xF0) >> 4;
	ulong size   = (1 << (rows + cols)) * CFG_DW * CFG_NB;

	return size;
}

/*
 * Check memory range for valid RAM. A simple memory test determines
 * the actually available RAM size between addresses `base' and
 * `base + maxsize'.
 */

static long int dram_size(long int *base, long int maxsize)
{
	volatile long int *addr;
	ulong cnt, val;
	ulong save[32];			/* to make test non-destructive */
	unsigned char i = 0;

	for (cnt = (maxsize / sizeof (long)) >> 1; cnt > 0; cnt >>= 1) {
		addr = base + cnt;		/* pointer arith! */

		save[i++] = *addr;
		*addr = ~cnt;
	}

	/* write 0 to base address */
	addr = base;
	save[i] = *addr;
	*addr = 0;

	/* check at base address */
	if ((val = *addr) != 0) {
		*addr = save[i];
		return (0);
	}

	for (cnt = 1; cnt < maxsize / sizeof (long); cnt <<= 1) {
		addr = base + cnt;		/* pointer arith! */

		val = *addr;
		*addr = save[--i];

		if (val != (~cnt)) {
			return (cnt * sizeof (long));
		}
	}
	return (maxsize);
}

phys_size_t initdram(int board_type)
{
	int   rows, cols, best_val = *DANUBE_SDRAM_MC_CFGPB0;
	ulong size, max_size       = 0;
	ulong our_address;

	/* load t9 into our_address */
	asm volatile ("move %0, $25" : "=r" (our_address) :);

	/* Can't probe for RAM size unless we are running from Flash.
	 * find out whether running from DRAM or Flash.
	 */
	if (CPHYSADDR(our_address) < CPHYSADDR(PHYS_FLASH_1))
	{
		return max_sdram_size();
	}

	for (cols = 0x8; cols <= 0xC; cols++)
	{
		for (rows = 0xB; rows <= 0xD; rows++)
		{
			*DANUBE_SDRAM_MC_CFGPB0 = (0x14 << 8) |
			                          (rows << 4) | cols;
			size = get_ram_size((long *)CONFIG_SYS_SDRAM_BASE,
			                          max_sdram_size());

			if (size > max_size)
			{
				best_val = *DANUBE_SDRAM_MC_CFGPB0;
				max_size = size;
			}
		}
	}

	*DANUBE_SDRAM_MC_CFGPB0 = best_val;
	return max_size;
}
#endif

int checkboard (void)
{
	unsigned long chipid = *DANUBE_MPS_CHIPID;
	int part_num;

	puts ("Board: ");

	part_num = DANUBE_MPS_CHIPID_PARTNUM_GET(chipid);
	switch (part_num)
	{
	case 0x129:
	case 0x12D:
		puts("Danube/Twinpass/Vinax-VE ");
		break;
	default:
		printf ("unknown, chip part number 0x%03X ", part_num);
		break;
	}
	printf ("V1.%ld, ", DANUBE_MPS_CHIPID_VERSION_GET(chipid));

	printf("DDR Speed %ld MHz, ", ifx_get_ddr_hz()/1000000);
	printf("CPU Speed %ld MHz\n", ifx_get_cpuclk()/1000000);

	return 0;
}

#ifdef CONFIG_SKIP_LOWLEVEL_INIT
int board_early_init_f(void)
{
#ifdef CONFIG_EBU_ADDSEL0
	(*DANUBE_EBU_ADDSEL0) = CONFIG_EBU_ADDSEL0;
#endif
#ifdef CONFIG_EBU_ADDSEL1
	(*DANUBE_EBU_ADDSEL1) = CONFIG_EBU_ADDSEL1;
#endif
#ifdef CONFIG_EBU_ADDSEL2
	(*DANUBE_EBU_ADDSEL2) = CONFIG_EBU_ADDSEL2;
#endif
#ifdef CONFIG_EBU_ADDSEL3
	(*DANUBE_EBU_ADDSEL3) = CONFIG_EBU_ADDSEL3;
#endif
#ifdef CONFIG_EBU_BUSCON0
	(*DANUBE_EBU_BUSCON0) = CONFIG_EBU_BUSCON0;
#endif
#ifdef CONFIG_EBU_BUSCON1
	(*DANUBE_EBU_BUSCON1) = CONFIG_EBU_BUSCON1;
#endif
#ifdef CONFIG_EBU_BUSCON2
	(*DANUBE_EBU_BUSCON2) = CONFIG_EBU_BUSCON2;
#endif
#ifdef CONFIG_EBU_BUSCON3
	(*DANUBE_EBU_BUSCON3) = CONFIG_EBU_BUSCON3;
#endif

	return 0;
}
#endif /* CONFIG_SKIP_LOWLEVEL_INIT */

#ifdef CONFIG_EXTRA_SWITCH
static int external_switch_init(void)
{
	unsigned short chipid0=0xdead, chipid1=0xbeef;
	static char * const name = "lq_cpe_eth";

#ifdef CLK_OUT2_25MHZ
	*DANUBE_GPIO_P0_DIR=0x0000ae78;
	*DANUBE_GPIO_P0_ALTSEL0=0x00008078;
	//joelin for Mii-1       *DANUBE_GPIO_P0_ALTSEL1=0x80000080;
	*DANUBE_GPIO_P0_ALTSEL1=0x80000000; //joelin for Mii-1
	*DANUBE_CGU_IFCCR=0x00400010;
	*DANUBE_GPIO_P0_OD=0x0000ae78;
#endif

	/* earlier no valid response is available, at least on Twinpass & Tantos @ 111MHz, M4530 platform */
	udelay(100000);

	debug("\nsearching for Samurai switch ... ");
	if ( (miiphy_read(name, PHYADDR(SAMURAI_ID_REG0), &chipid0)==0) &&
	     (miiphy_read(name, PHYADDR(SAMURAI_ID_REG1), &chipid1)==0) ) {
		if (((chipid0 & 0xFFF0) == ID_SAMURAI_0) &&
		    ((chipid1 & 0x000F) == ID_SAMURAI_1)) {
			debug("found");

			/* enable "Crossover Auto Detect" + defaults */
			/* P0 */
			miiphy_write(name, PHYADDR(0x01), 0x840F);
			/* P1 */
			miiphy_write(name, PHYADDR(0x03), 0x840F);
			/* P2 */
			miiphy_write(name, PHYADDR(0x05), 0x840F);
			/* P3 */
			miiphy_write(name, PHYADDR(0x07), 0x840F);
			/* P4 */
			miiphy_write(name, PHYADDR(0x08), 0x840F);
			/* P5 */
			miiphy_write(name, PHYADDR(0x09), 0x840F);
			/* System Control 4: CPU on port 1 and other */
			miiphy_write(name, PHYADDR(0x12), 0x3602);
			#ifdef CLK_OUT2_25MHZ
			/* Bandwidth Control Enable Register: enable */
			miiphy_write(name, PHYADDR(0x33), 0x4000);
			#endif
		}
	}

	debug("\nsearching for TANTOS switch ... ");
	if (miiphy_read(name, PHYADDR(0x101), &chipid0) == 0) {
		if (chipid0 == ID_TANTOS) {
			debug("found");

			/* P5 Basic Control: Force Link Up */
			miiphy_write(name, PHYADDR(0xA1), 0x0004);
			/* P6 Basic Control: Force Link Up */
			miiphy_write(name, PHYADDR(0xC1), 0x0004);
			/* RGMII/MII Port Control (P4/5/6) */
			miiphy_write(name, PHYADDR(0xF5), 0x0773);

			/* Software workaround. */
			/* PHY reset from P0 to P4. */

			/* set data for indirect write */
			miiphy_write(name, PHYADDR(0x121), 0x8000);

			/* P0 */
			miiphy_write(name, PHYADDR(0x120), 0x0400);
			udelay(1000);
			/* P1 */
			miiphy_write(name, PHYADDR(0x120), 0x0420);
			udelay(1000);
			/* P2 */
			miiphy_write(name, PHYADDR(0x120), 0x0440);
			udelay(1000);
			/* P3 */
			miiphy_write(name, PHYADDR(0x120), 0x0460);
			udelay(1000);
			/* P4 */
			miiphy_write(name, PHYADDR(0x120), 0x0480);
			udelay(1000);
		}
	}
	debug("\n");

	return 0;
}
#endif /* CONFIG_EXTRA_SWITCH */

int board_eth_init(bd_t *bis)
{
#if defined(CONFIG_IFX_ETOP)

	*DANUBE_PMU_PWDCR &= 0xFFFFEFDF;
	*DANUBE_PMU_PWDCR &=~(1<<DANUBE_PMU_DMA_SHIFT);/*enable DMA from PMU*/

	if (lq_eth_initialize(bis)<0)
		return -1;

	*DANUBE_RCU_RST_REQ |=1;
	udelay(200000);
	*DANUBE_RCU_RST_REQ &=(unsigned long)~1;
	udelay(1000);

#ifdef CONFIG_EXTRA_SWITCH
	if (external_switch_init()<0)
		return -1;
#endif /* CONFIG_EXTRA_SWITCH */
#endif /* CONFIG_IFX_ETOP */

	return 0;
}

#if defined(CONFIG_CMD_HTTPD)
static int image_info (ulong addr)
{
   void *hdr = (void *)addr;

   printf ("\n## Checking Image at %08lx ...\n", addr);

   switch (genimg_get_format (hdr)) {
   case IMAGE_FORMAT_LEGACY:
      puts ("   Legacy image found\n");
      if (!image_check_magic (hdr)) {
         puts ("   Bad Magic Number\n");
         return 1;
      }

      if (!image_check_hcrc (hdr)) {
         puts ("   Bad Header Checksum\n");
         return 1;
      }

      image_print_contents (hdr);

      puts ("   Verifying Checksum ... ");
      if (!image_check_dcrc (hdr)) {
         puts ("   Bad Data CRC\n");
         return 1;
      }
      puts ("OK\n");
      return 0;
#if defined(CONFIG_FIT)
   case IMAGE_FORMAT_FIT:
      puts ("   FIT image found\n");

      if (!fit_check_format (hdr)) {
         puts ("Bad FIT image format!\n");
         return 1;
      }

      fit_print_contents (hdr);

      if (!fit_all_image_check_hashes (hdr)) {
         puts ("Bad hash in FIT image!\n");
         return 1;
      }

      return 0;
#endif
   default:
      puts ("Unknown image format!\n");
      break;
   }

   return 1;
}

int do_http_upgrade(const unsigned char *data, const ulong size)
{
	/* check the image */
	if(image_info(data)) {
		return -1;
	}
	/* write the image to the flash */
	puts("http ugrade ...\n");
	return 0;
}

int do_http_progress(const int state)
{
	/* toggle LED's here */
	switch(state) {
		case HTTP_PROGRESS_START:
		puts("http start\n");
		break;
		case HTTP_PROGRESS_TIMEOUT:
		break;
		case HTTP_PROGRESS_UPLOAD_READY:
		puts("http upload ready\n");
		break;
		case HTTP_PROGRESS_UGRADE_READY:
		puts("http ugrade ready\n");
		break;
		case HTTP_PROGRESS_UGRADE_FAILED:
		puts("http ugrade failed\n");
		break;
	}
	return 0;
}

unsigned long do_http_tmp_address(void)
{
	char *s = getenv ("ram_addr");
	if (s) {
		ulong tmp = simple_strtoul (s, NULL, 16);
		return tmp;
	}
	return 0 /*0x80a00000*/;
}

#endif