summaryrefslogtreecommitdiff
path: root/target/linux/ar71xx/files-2.6.39/drivers/spi/pb44_spi.c
blob: 556c7717c876c5db4d36b46c220aa3e3baa1500a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
/*
 * Atheros PB44 board SPI controller driver
 *
 * Copyright (C) 2009 Gabor Juhos <juhosg@openwrt.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/spinlock.h>
#include <linux/workqueue.h>
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/spi/spi.h>
#include <linux/spi/spi_bitbang.h>
#include <linux/bitops.h>
#include <linux/gpio.h>

#include <asm/mach-ar71xx/ar71xx.h>
#include <asm/mach-ar71xx/platform.h>

#define DRV_DESC	"Atheros PB44 SPI Controller driver"
#define DRV_VERSION	"0.1.0"
#define DRV_NAME	"pb44-spi"

#undef PER_BIT_READ

struct ar71xx_spi {
	struct	spi_bitbang	bitbang;
	u32			ioc_base;
	u32			reg_ctrl;

	void __iomem		*base;

	struct platform_device	*pdev;
};

static inline u32 pb44_spi_rr(struct ar71xx_spi *sp, unsigned reg)
{
	return __raw_readl(sp->base + reg);
}

static inline void pb44_spi_wr(struct ar71xx_spi *sp, unsigned reg, u32 val)
{
	__raw_writel(val, sp->base + reg);
}

static inline struct ar71xx_spi *spidev_to_sp(struct spi_device *spi)
{
	return spi_master_get_devdata(spi->master);
}

static void pb44_spi_chipselect(struct spi_device *spi, int is_active)
{
	struct ar71xx_spi *sp = spidev_to_sp(spi);
	int cs_high = (spi->mode & SPI_CS_HIGH) ? is_active : !is_active;

	if (is_active) {
		/* set initial clock polarity */
		if (spi->mode & SPI_CPOL)
			sp->ioc_base |= SPI_IOC_CLK;
		else
			sp->ioc_base &= ~SPI_IOC_CLK;

		pb44_spi_wr(sp, SPI_REG_IOC, sp->ioc_base);
	}

	if (spi->chip_select) {
		unsigned long gpio = (unsigned long) spi->controller_data;

		/* SPI is normally active-low */
		gpio_set_value(gpio, cs_high);
	} else {
		if (cs_high)
			sp->ioc_base |= SPI_IOC_CS0;
		else
			sp->ioc_base &= ~SPI_IOC_CS0;

		pb44_spi_wr(sp, SPI_REG_IOC, sp->ioc_base);
	}

}

static void pb44_spi_enable(struct ar71xx_spi *sp)
{
	/* enable GPIO mode */
	pb44_spi_wr(sp, SPI_REG_FS, SPI_FS_GPIO);

	/* save CTRL register */
	sp->reg_ctrl = pb44_spi_rr(sp, SPI_REG_CTRL);
	sp->ioc_base = pb44_spi_rr(sp, SPI_REG_IOC);

	pb44_spi_wr(sp, SPI_REG_CTRL, 0x43);
}

static void pb44_spi_disable(struct ar71xx_spi *sp)
{
	/* restore CTRL register */
	pb44_spi_wr(sp, SPI_REG_CTRL, sp->reg_ctrl);
	/* disable GPIO mode */
	pb44_spi_wr(sp, SPI_REG_FS, 0);
}

static int pb44_spi_setup_cs(struct spi_device *spi)
{
	struct ar71xx_spi *sp = spidev_to_sp(spi);

	if (spi->chip_select) {
		unsigned long gpio = (unsigned long) spi->controller_data;
		int status = 0;

		status = gpio_request(gpio, dev_name(&spi->dev));
		if (status)
			return status;

		status = gpio_direction_output(gpio, spi->mode & SPI_CS_HIGH);
		if (status) {
			gpio_free(gpio);
			return status;
		}
	} else {
		if (spi->mode & SPI_CS_HIGH)
			sp->ioc_base |= SPI_IOC_CS0;
		else
			sp->ioc_base &= ~SPI_IOC_CS0;
		pb44_spi_wr(sp, SPI_REG_IOC, sp->ioc_base);
	}

	return 0;
}

static void pb44_spi_cleanup_cs(struct spi_device *spi)
{
	if (spi->chip_select) {
		unsigned long gpio = (unsigned long) spi->controller_data;
		gpio_free(gpio);
	}
}

static int pb44_spi_setup(struct spi_device *spi)
{
	int status = 0;

	if (spi->bits_per_word > 32)
		return -EINVAL;

	if (!spi->controller_state) {
		status = pb44_spi_setup_cs(spi);
		if (status)
			return status;
	}

	status = spi_bitbang_setup(spi);
	if (status && !spi->controller_state)
		pb44_spi_cleanup_cs(spi);

	return status;
}

static void pb44_spi_cleanup(struct spi_device *spi)
{
	pb44_spi_cleanup_cs(spi);
	spi_bitbang_cleanup(spi);
}

static u32 pb44_spi_txrx_mode0(struct spi_device *spi, unsigned nsecs,
			       u32 word, u8 bits)
{
	struct ar71xx_spi *sp = spidev_to_sp(spi);
	u32 ioc = sp->ioc_base;
	u32 ret;

	/* clock starts at inactive polarity */
	for (word <<= (32 - bits); likely(bits); bits--) {
		u32 out;

		if (word & (1 << 31))
			out = ioc | SPI_IOC_DO;
		else
			out = ioc & ~SPI_IOC_DO;

		/* setup MSB (to slave) on trailing edge */
		pb44_spi_wr(sp, SPI_REG_IOC, out);
		pb44_spi_wr(sp, SPI_REG_IOC, out | SPI_IOC_CLK);

		word <<= 1;

#ifdef PER_BIT_READ
		/* sample MSB (from slave) on leading edge */
		ret = pb44_spi_rr(sp, SPI_REG_RDS);
		pb44_spi_wr(sp, SPI_REG_IOC, out);
#endif
	}

#ifndef PER_BIT_READ
	ret = pb44_spi_rr(sp, SPI_REG_RDS);
#endif
	return ret;
}

static int pb44_spi_probe(struct platform_device *pdev)
{
	struct spi_master *master;
	struct ar71xx_spi *sp;
	struct ar71xx_spi_platform_data *pdata;
	struct resource	*r;
	int ret;

	master = spi_alloc_master(&pdev->dev, sizeof(*sp));
	if (master == NULL) {
		dev_err(&pdev->dev, "failed to allocate spi master\n");
		return -ENOMEM;
	}

	sp = spi_master_get_devdata(master);
	platform_set_drvdata(pdev, sp);

	pdata = pdev->dev.platform_data;

	master->setup = pb44_spi_setup;
	master->cleanup = pb44_spi_cleanup;
	if (pdata) {
		master->bus_num = pdata->bus_num;
		master->num_chipselect = pdata->num_chipselect;
	} else {
		master->bus_num = 0;
		master->num_chipselect = 1;
	}

	sp->bitbang.master = spi_master_get(master);
	sp->bitbang.chipselect = pb44_spi_chipselect;
	sp->bitbang.txrx_word[SPI_MODE_0] = pb44_spi_txrx_mode0;
	sp->bitbang.setup_transfer = spi_bitbang_setup_transfer;
	sp->bitbang.flags = SPI_CS_HIGH;

	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (r == NULL) {
		ret = -ENOENT;
		goto err1;
	}

	sp->base = ioremap_nocache(r->start, r->end - r->start + 1);
	if (!sp->base) {
		ret = -ENXIO;
		goto err1;
	}

	pb44_spi_enable(sp);

	ret = spi_bitbang_start(&sp->bitbang);
	if (!ret)
		return 0;

	pb44_spi_disable(sp);
	iounmap(sp->base);
err1:
	platform_set_drvdata(pdev, NULL);
	spi_master_put(sp->bitbang.master);

	return ret;
}

static int pb44_spi_remove(struct platform_device *pdev)
{
	struct ar71xx_spi *sp = platform_get_drvdata(pdev);

	spi_bitbang_stop(&sp->bitbang);
	pb44_spi_disable(sp);
	iounmap(sp->base);
	platform_set_drvdata(pdev, NULL);
	spi_master_put(sp->bitbang.master);

	return 0;
}

static void pb44_spi_shutdown(struct platform_device *pdev)
{
	int ret;

	ret = pb44_spi_remove(pdev);
	if (ret)
		dev_err(&pdev->dev, "shutdown failed with %d\n", ret);
}

static struct platform_driver pb44_spi_drv = {
	.probe		= pb44_spi_probe,
	.remove		= pb44_spi_remove,
	.shutdown	= pb44_spi_shutdown,
	.driver		= {
		.name	= DRV_NAME,
		.owner	= THIS_MODULE,
	},
};

static int __init pb44_spi_init(void)
{
	return platform_driver_register(&pb44_spi_drv);
}
module_init(pb44_spi_init);

static void __exit pb44_spi_exit(void)
{
	platform_driver_unregister(&pb44_spi_drv);
}
module_exit(pb44_spi_exit);

MODULE_ALIAS("platform:" DRV_NAME);
MODULE_DESCRIPTION(DRV_DESC);
MODULE_VERSION(DRV_VERSION);
MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
MODULE_LICENSE("GPL v2");