summaryrefslogtreecommitdiff
path: root/target/linux/ramips/dts/MT7620a_MT7610e.dts
blob: 7a512cfd8c276a10c3a76d9f9329512fb744c798 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
/dts-v1/;

/include/ "mt7620a.dtsi"

/ {
	compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc";
	model = "Ralink MT7620A evaluation board";

	palmbus@10000000 {
		gpio0: gpio@600 {
			status = "okay";
		};

		spi@b00 {
			status = "okay";

			m25p80@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "en25q64";
				reg = <0 0>;
				linux,modalias = "m25p80", "en25q64";
				spi-max-frequency = <1000000>;

				partition@0 {
					label = "u-boot";
					reg = <0x0 0x30000>;
					read-only;
				};

				partition@30000 {
					label = "u-boot-env";
					reg = <0x30000 0x10000>;
					read-only;
				};

				factory: partition@40000 {
					label = "factory";
					reg = <0x40000 0x10000>;
					read-only;
				};

				partition@50000 {
					label = "firmware";
					reg = <0x50000 0x7b0000>;
				};
			};
		};
	};

	ethernet@10100000 {
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&ephy_pins>;
		mediatek,portmap = "llllw";
	};

	gsw@10110000 {
		mediatek,port4 = "ephy";
	};

	sdhci@10130000 {
		status = "okay";
	};

	pcie@10140000 {
		status = "okay";
	};

	gpio-keys-polled {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		poll-interval = <20>;

		wps {
			label = "wps";
			gpios = <&gpio0 12 1>;
			linux,code = <0x100>;
		};

		reset {
			label = "reset";
			gpios = <&gpio0 13 1>;
			linux,code = <0x101>;
		};
	};
};