summaryrefslogtreecommitdiff
path: root/toolchain/gcc/patches/3.4.6-nonmips/001-non_mips.patch
blob: 5de77a44196b07acc2d851992010992ce2d58632 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
diff -urN gcc-3.4.6/gcc/config/mips/mips.c gcc-3.4.6-nonmips/gcc/config/mips/mips.c
--- gcc-3.4.6/gcc/config/mips/mips.c	2005-07-31 10:35:15.000000000 +0200
+++ gcc-3.4.6-nonmips/gcc/config/mips/mips.c	2006-07-19 20:25:03.000000000 +0200
@@ -3466,26 +3466,26 @@
   for (offset = 0, i = 0; offset + delta <= length; offset += delta, i++)
     {
       regs[i] = gen_reg_rtx (mode);
-      if (MEM_ALIGN (src) >= bits)
+      //if (MEM_ALIGN (src) >= bits)
 	emit_move_insn (regs[i], adjust_address (src, mode, offset));
-      else
-	{
-	  rtx part = adjust_address (src, BLKmode, offset);
-	  if (!mips_expand_unaligned_load (regs[i], part, bits, 0))
-	    abort ();
-	}
+      //else
+	//{
+	  //rtx part = adjust_address (src, BLKmode, offset);
+	  //if (!mips_expand_unaligned_load (regs[i], part, bits, 0))
+	    //abort ();
+	//}
     }
 
   /* Copy the chunks to the destination.  */
   for (offset = 0, i = 0; offset + delta <= length; offset += delta, i++)
-    if (MEM_ALIGN (dest) >= bits)
+    //if (MEM_ALIGN (dest) >= bits)
       emit_move_insn (adjust_address (dest, mode, offset), regs[i]);
-    else
-      {
-	rtx part = adjust_address (dest, BLKmode, offset);
-	if (!mips_expand_unaligned_store (part, regs[i], bits, 0))
-	  abort ();
-      }
+    //else
+      //{
+	//rtx part = adjust_address (dest, BLKmode, offset);
+	//if (!mips_expand_unaligned_store (part, regs[i], bits, 0))
+	  //abort ();
+      //}
 
   /* Mop up any left-over bytes.  */
   if (offset < length)
@@ -4488,6 +4488,7 @@
 mips_expand_unaligned_load (rtx dest, rtx src, unsigned int width, int bitpos)
 {
   rtx left, right, temp;
+	return false;
 
   /* If TARGET_64BIT, the destination of a 32-bit load will be a
      paradoxical word_mode subreg.  This is the only case in which
@@ -4514,8 +4515,9 @@
     }
   else
     {
-      emit_insn (gen_mov_lwl (temp, src, left));
-      emit_insn (gen_mov_lwr (dest, copy_rtx (src), right, temp));
+	return false;
+      //emit_insn (gen_mov_lwl (temp, src, left));
+      //emit_insn (gen_mov_lwr (dest, copy_rtx (src), right, temp));
     }
   return true;
 }
@@ -4528,6 +4530,7 @@
 mips_expand_unaligned_store (rtx dest, rtx src, unsigned int width, int bitpos)
 {
   rtx left, right;
+	return false;
 
   if (!mips_get_unaligned_mem (&dest, width, bitpos, &left, &right))
     return false;
@@ -4541,8 +4544,10 @@
     }
   else
     {
-      emit_insn (gen_mov_swl (dest, src, left));
-      emit_insn (gen_mov_swr (copy_rtx (dest), copy_rtx (src), right));
+	/* Patented instructions */
+      //emit_insn (gen_mov_swl (dest, src, left));
+      //emit_insn (gen_mov_swr (copy_rtx (dest), copy_rtx (src), right));
+	return false;
     }
   return true;
 }