diff options
| author | John Crispin <john@openwrt.org> | 2013-07-22 13:52:32 +0000 |
|---|---|---|
| committer | John Crispin <john@openwrt.org> | 2013-07-22 13:52:32 +0000 |
| commit | 5525b2136e90fcfc8823b519fa4aa2499f0120ba (patch) | |
| tree | e614278bc48faf84a9ff7de35d9de77b7e630fb6 /target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch | |
| parent | ec6954e64e7cd7e503b62ab73381cfa0adce24fc (diff) | |
| download | mtk-20170518-5525b2136e90fcfc8823b519fa4aa2499f0120ba.zip mtk-20170518-5525b2136e90fcfc8823b519fa4aa2499f0120ba.tar.gz mtk-20170518-5525b2136e90fcfc8823b519fa4aa2499f0120ba.tar.bz2 | |
ralink: set v3.10 as default
Signed-off-by: John Crispin <blogic@openwrt.org>
SVN-Revision: 37497
Diffstat (limited to 'target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch')
| -rw-r--r-- | target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch | 36 |
1 files changed, 0 insertions, 36 deletions
diff --git a/target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch b/target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch deleted file mode 100644 index db02649..0000000 --- a/target/linux/ramips/patches-3.9/0124-MIPS-ralink-add-memory-definition-for-RT2880.patch +++ /dev/null @@ -1,36 +0,0 @@ -From 45529406ea5b481da5986e0a14ae26a8c103691b Mon Sep 17 00:00:00 2001 -From: John Crispin <blogic@openwrt.org> -Date: Sat, 13 Apr 2013 15:37:37 +0200 -Subject: [PATCH 124/164] MIPS: ralink: add memory definition for RT2880 - -Populate struct soc_info with the data that describes our RAM window. - -Signed-off-by: John Crispin <blogic@openwrt.org> -Patchwork: http://patchwork.linux-mips.org/patch/5181/ ---- - arch/mips/include/asm/mach-ralink/rt288x.h | 4 ++++ - arch/mips/ralink/rt288x.c | 4 ++++ - 2 files changed, 8 insertions(+) - ---- a/arch/mips/include/asm/mach-ralink/rt288x.h -+++ b/arch/mips/include/asm/mach-ralink/rt288x.h -@@ -46,4 +46,8 @@ - - #define CLKCFG_SRAM_CS_N_WDT BIT(9) - -+#define RT2880_SDRAM_BASE 0x08000000 -+#define RT2880_MEM_SIZE_MIN 2 -+#define RT2880_MEM_SIZE_MAX 128 -+ - #endif ---- a/arch/mips/ralink/rt288x.c -+++ b/arch/mips/ralink/rt288x.c -@@ -136,4 +136,8 @@ void prom_soc_init(struct ralink_soc_inf - name, - (id >> CHIP_ID_ID_SHIFT) & CHIP_ID_ID_MASK, - (id & CHIP_ID_REV_MASK)); -+ -+ soc_info->mem_base = RT2880_SDRAM_BASE; -+ soc_info->mem_size_min = RT2880_MEM_SIZE_MIN; -+ soc_info->mem_size_max = RT2880_MEM_SIZE_MAX; - } |