summaryrefslogtreecommitdiff
path: root/target
diff options
context:
space:
mode:
authorFlorian Fainelli <florian@openwrt.org>2010-05-15 19:15:03 +0000
committerFlorian Fainelli <florian@openwrt.org>2010-05-15 19:15:03 +0000
commitbdf2a0310735770f0b8bff733841621bc3c07088 (patch)
treed54558faac7b5d2c61229c7f86c988611f085e7f /target
parent72e6e6985543bfc98655832c6ba13cb062cabb63 (diff)
downloadmtk-20170518-bdf2a0310735770f0b8bff733841621bc3c07088.zip
mtk-20170518-bdf2a0310735770f0b8bff733841621bc3c07088.tar.gz
mtk-20170518-bdf2a0310735770f0b8bff733841621bc3c07088.tar.bz2
use correct port type, which sets the correct receive fifo trigger options (#7095)
SVN-Revision: 21457
Diffstat (limited to 'target')
-rw-r--r--target/linux/ar7/patches-2.6.32/140-uart_port_ar7.patch30
1 files changed, 30 insertions, 0 deletions
diff --git a/target/linux/ar7/patches-2.6.32/140-uart_port_ar7.patch b/target/linux/ar7/patches-2.6.32/140-uart_port_ar7.patch
new file mode 100644
index 0000000..12c9483
--- /dev/null
+++ b/target/linux/ar7/patches-2.6.32/140-uart_port_ar7.patch
@@ -0,0 +1,30 @@
+ AR7: use correct UART port type
+
+ PORT_AR7 has the correct TRIG flag (UART_FCR_R_TRIG_00) as well as UART_CAP_AFE
+ being set. This fixes kernel console on TNETD7300 revision 0x02 and has no side
+ effects on other revisions of the chip.
+
+ Signed-off-by: Florian Fainelli <florian@openwrt.org>
+
+Index: linux-2.6.32.12/arch/mips/ar7/platform.c
+===================================================================
+--- linux-2.6.32.12.orig/arch/mips/ar7/platform.c 2010-05-15 18:01:11.000000000 +0200
++++ linux-2.6.32.12/arch/mips/ar7/platform.c 2010-05-15 18:02:44.000000000 +0200
+@@ -509,7 +509,7 @@
+
+ memset(uart_port, 0, sizeof(struct uart_port) * 2);
+
+- uart_port[0].type = PORT_16550A;
++ uart_port[0].type = PORT_AR7;
+ uart_port[0].line = 0;
+ uart_port[0].irq = AR7_IRQ_UART0;
+ uart_port[0].uartclk = ar7_bus_freq() / 2;
+@@ -524,7 +524,7 @@
+
+ /* Only TNETD73xx have a second serial port */
+ if (ar7_has_second_uart()) {
+- uart_port[1].type = PORT_16550A;
++ uart_port[1].type = PORT_AR7;
+ uart_port[1].line = 1;
+ uart_port[1].irq = AR7_IRQ_UART1;
+ uart_port[1].uartclk = ar7_bus_freq() / 2;