diff options
| author | Lars-Peter Clausen <lars@metafoo.de> | 2010-08-02 18:24:06 +0000 |
|---|---|---|
| committer | Lars-Peter Clausen <lars@metafoo.de> | 2010-08-02 18:24:06 +0000 |
| commit | e1bfcceb932fff0f4600d356457c9c97586e1781 (patch) | |
| tree | 9d7b44b8652fa68e998916f4c54ee88ed4e22209 /target | |
| parent | 4e1c5b8ba285b3e9c73ce2664094ab83bb203576 (diff) | |
| download | mtk-20170518-e1bfcceb932fff0f4600d356457c9c97586e1781.zip mtk-20170518-e1bfcceb932fff0f4600d356457c9c97586e1781.tar.gz mtk-20170518-e1bfcceb932fff0f4600d356457c9c97586e1781.tar.bz2 | |
Add 2.6.35 patches
SVN-Revision: 22463
Diffstat (limited to 'target')
48 files changed, 29971 insertions, 2 deletions
diff --git a/target/linux/xburst/Makefile b/target/linux/xburst/Makefile index f17c311..1c0630e 100644 --- a/target/linux/xburst/Makefile +++ b/target/linux/xburst/Makefile @@ -12,7 +12,7 @@ BOARDNAME:=Ingenic XBurst FEATURES:=jffs2 targz ubifs audio SUBTARGETS:=qi_lb60 n516 n526 -LINUX_VERSION:=2.6.34.1 +LINUX_VERSION:=2.6.35 DEVICE_TYPE=other diff --git a/target/linux/xburst/config-2.6.35 b/target/linux/xburst/config-2.6.35 new file mode 100644 index 0000000..19805e0 --- /dev/null +++ b/target/linux/xburst/config-2.6.35 @@ -0,0 +1,375 @@ +CONFIG_32BIT=y +# CONFIG_64BIT is not set +# CONFIG_ALCHEMY_GPIO_INDIRECT is not set +# CONFIG_AR7 is not set +# CONFIG_ARCH_HAS_ILOG2_U32 is not set +# CONFIG_ARCH_HAS_ILOG2_U64 is not set +CONFIG_ARCH_HIBERNATION_POSSIBLE=y +# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set +CONFIG_ARCH_POPULATES_NODE_MAP=y +CONFIG_ARCH_REQUIRE_GPIOLIB=y +# CONFIG_ARCH_SUPPORTS_MSI is not set +CONFIG_ARCH_SUPPORTS_OPROFILE=y +CONFIG_ARCH_SUSPEND_POSSIBLE=y +# CONFIG_ARPD is not set +# CONFIG_BACKLIGHT_CLASS_DEVICE is not set +# CONFIG_BACKLIGHT_GENERIC is not set +# CONFIG_BACKLIGHT_LCD_SUPPORT is not set +# CONFIG_BATTERY_JZ4740 is not set +# CONFIG_BCM47XX is not set +# CONFIG_BCM63XX is not set +CONFIG_BITREVERSE=y +# CONFIG_BLK_DEV_INITRD is not set +# CONFIG_BRIDGE is not set +# CONFIG_BSD_PROCESS_ACCT is not set +# CONFIG_CAVIUM_OCTEON_REFERENCE_BOARD is not set +# CONFIG_CAVIUM_OCTEON_SIMULATOR is not set +CONFIG_CHARGER_GPIO=y +CONFIG_CONSOLE_TRANSLATIONS=y +# CONFIG_CPU_BIG_ENDIAN is not set +# CONFIG_CPU_CAVIUM_OCTEON is not set +CONFIG_CPU_HAS_PREFETCH=y +CONFIG_CPU_HAS_SYNC=y +CONFIG_CPU_LITTLE_ENDIAN=y +# CONFIG_CPU_LOONGSON2E is not set +# CONFIG_CPU_LOONGSON2F is not set +CONFIG_CPU_MIPS32_R1=y +# CONFIG_CPU_MIPS32_R2 is not set +CONFIG_CPU_MIPS32=y +# CONFIG_CPU_MIPS64_R1 is not set +# CONFIG_CPU_MIPS64_R2 is not set +CONFIG_CPU_MIPSR1=y +# CONFIG_CPU_NEVADA is not set +# CONFIG_CPU_R10000 is not set +# CONFIG_CPU_R3000 is not set +# CONFIG_CPU_R4300 is not set +# CONFIG_CPU_R4X00 is not set +# CONFIG_CPU_R5000 is not set +# CONFIG_CPU_R5432 is not set +# CONFIG_CPU_R5500 is not set +# CONFIG_CPU_R6000 is not set +# CONFIG_CPU_R8000 is not set +# CONFIG_CPU_RM7000 is not set +# CONFIG_CPU_RM9000 is not set +# CONFIG_CPU_SB1 is not set +CONFIG_CPU_SUPPORTS_32BIT_KERNEL=y +CONFIG_CPU_SUPPORTS_HIGHMEM=y +# CONFIG_CPU_TX39XX is not set +# CONFIG_CPU_TX49XX is not set +# CONFIG_CPU_VR41XX is not set +CONFIG_CRC16=y +CONFIG_CRYPTO_DEFLATE=y +CONFIG_CRYPTO_LZO=y +CONFIG_DEFAULT_AS=y +CONFIG_DMA_NEED_PCI_MAP_STATE=y +CONFIG_DMA_NONCOHERENT=y +CONFIG_DUMMY_CONSOLE=y +CONFIG_EARLY_PRINTK=y +CONFIG_ELF_CORE=y +CONFIG_ENABLE_MUST_CHECK=y +CONFIG_EXT2_FS=y +CONFIG_EXT3_FS=y +CONFIG_FAT_FS=y +# CONFIG_FB_JZ4740 is not set +CONFIG_FB_SYS_COPYAREA=y +CONFIG_FB_SYS_FILLRECT=y +CONFIG_FB_SYS_IMAGEBLIT=y +CONFIG_FB=y +# CONFIG_FIRMWARE_EDID is not set +# CONFIG_FONT_10x18 is not set +# CONFIG_FONT_6x11 is not set +# CONFIG_FONT_7x14 is not set +# CONFIG_FONT_8x16 is not set +# CONFIG_FONT_8x8 is not set +# CONFIG_FONT_ACORN_8x8 is not set +# CONFIG_FONT_MINI_4x6 is not set +# CONFIG_FONT_PEARL_8x8 is not set +# CONFIG_FONT_SUN12x22 is not set +CONFIG_FONT_SUN8x16=y +CONFIG_FONTS=y +CONFIG_FORCE_MAX_ZONEORDER=12 +# CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY is not set +# CONFIG_FRAMEBUFFER_CONSOLE_ROTATION is not set +# CONFIG_FRAMEBUFFER_CONSOLE is not set +CONFIG_FREEZER=y +# CONFIG_INLINE_READ_UNLOCK is not set +# CONFIG_INLINE_READ_UNLOCK_IRQ is not set +# CONFIG_INLINE_SPIN_UNLOCK is not set +# CONFIG_INLINE_SPIN_UNLOCK_IRQ is not set +# CONFIG_INLINE_WRITE_UNLOCK is not set +# CONFIG_INLINE_WRITE_UNLOCK_IRQ is not set +CONFIG_INOTIFY_USER=y +CONFIG_GENERIC_CLOCKEVENTS_BUILD=y +CONFIG_GENERIC_CLOCKEVENTS=y +CONFIG_GENERIC_CMOS_UPDATE=y +CONFIG_GENERIC_FIND_LAST_BIT=y +CONFIG_GENERIC_FIND_NEXT_BIT=y +CONFIG_GENERIC_GPIO=y +CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ=y +CONFIG_GPIOLIB=y +# CONFIG_HAMRADIO is not set +CONFIG_HARDWARE_WATCHPOINTS=y +CONFIG_HAS_DMA=y +CONFIG_HAS_IOMEM=y +CONFIG_HAS_IOPORT=y +CONFIG_HAVE_ARCH_KGDB=y +CONFIG_HAVE_DYNAMIC_FTRACE=y +CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y +CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y +CONFIG_HAVE_FUNCTION_TRACER=y +CONFIG_HAVE_FUNCTION_TRACE_MCOUNT_TEST=y +CONFIG_HAVE_GENERIC_DMA_COHERENT=y +CONFIG_HAVE_IDE=y +CONFIG_HAVE_OPROFILE=y +CONFIG_HAVE_PWM=y +# CONFIG_HIBERNATION is not set +# CONFIG_HIGH_RES_TIMERS is not set +CONFIG_HW_CONSOLE=y +# CONFIG_HW_RANDOM is not set +CONFIG_INPUT_EVDEV=y +# CONFIG_INPUT_GPIO_BUTTONS is not set +CONFIG_INPUT_KEYBOARD=y +CONFIG_INPUT=y +CONFIG_IRQ_CPU=y +CONFIG_JBD=y +# CONFIG_JZ4740_ADC is not set +# CONFIG_JZ4740_N516 is not set +# CONFIG_JZ4740_N526 is not set +# CONFIG_JZ4740_QI_LB60 is not set +CONFIG_JZRISC=y +CONFIG_JZSOC=y +CONFIG_KALLSYMS=y +# CONFIG_KEYBOARD_ATKBD is not set +# CONFIG_KEYBOARD_GPIO is not set +# CONFIG_KEYBOARD_LKKBD is not set +# CONFIG_KEYBOARD_MATRIX is not set +# CONFIG_KEYBOARD_NEWTON is not set +# CONFIG_KEYBOARD_STOWAWAY is not set +# CONFIG_KEYBOARD_SUNKBD is not set +# CONFIG_KEYBOARD_XTKBD is not set +# CONFIG_LCD_CLASS_DEVICE is not set +# CONFIG_LCD_GPM940B0 is not set +# CONFIG_LCD_ILI9320 is not set +# CONFIG_LCD_L4F00242T03 is not set +# CONFIG_LCD_LMS283GF05 is not set +# CONFIG_LCD_LTV350QV is not set +# CONFIG_LCD_PLATFORM is not set +# CONFIG_LCD_TDO24M is not set +# CONFIG_LCD_VGG2432A4 is not set +# CONFIG_LEDS_PWM is not set +CONFIG_LEGACY_PTY_COUNT=2 +CONFIG_LEGACY_PTYS=y +CONFIG_LOCK_KERNEL=y +# CONFIG_LOGO_LINUX_CLUT224 is not set +# CONFIG_LOGO_LINUX_MONO is not set +# CONFIG_LOGO_LINUX_VGA16 is not set +# CONFIG_LOGO_OPENWRT_CLUT224 is not set +# CONFIG_LOGO is not set +# CONFIG_LOONGSON_MC146818 is not set +CONFIG_LOONGSON_UART_BASE=y +CONFIG_LZO_COMPRESS=y +CONFIG_LZO_DECOMPRESS=y +# CONFIG_MACH_ALCHEMY is not set +# CONFIG_MACH_DECSTATION is not set +# CONFIG_MACH_JAZZ is not set +CONFIG_MACH_JZ=y +# CONFIG_MACH_LOONGSON is not set +# CONFIG_MACH_TX39XX is not set +# CONFIG_MACH_TX49XX is not set +# CONFIG_MACH_VR41XX is not set +# CONFIG_MIKROTIK_RB532 is not set +# CONFIG_MINI_FO is not set +# CONFIG_MIPS_COBALT is not set +CONFIG_MIPS_L1_CACHE_SHIFT=5 +# CONFIG_MIPS_MACHINE is not set +# CONFIG_MIPS_MALTA is not set +CONFIG_MIPS_MT_DISABLED=y +# CONFIG_MIPS_MT_SMP is not set +# CONFIG_MIPS_MT_SMTC is not set +# CONFIG_MIPS_SIM is not set +CONFIG_MIPS=y +# CONFIG_MMC_AT91 is not set +# CONFIG_MMC_ATMELMCI is not set +# CONFIG_MMC_BLOCK_BOUNCE is not set +CONFIG_MMC_BLOCK=y +CONFIG_MMC_JZ=y +CONFIG_MMC_UNSAFE_RESUME=y +CONFIG_MMC=y +# CONFIG_MTD_CFI is not set +# CONFIG_MTD_COMPLEX_MAPPINGS is not set +CONFIG_MTD_NAND_JZ4740=y +# CONFIG_MTD_NAND_VERIFY_WRITE is not set +CONFIG_MTD_NAND=y +CONFIG_MTD_UBI_BEB_RESERVE=1 +# CONFIG_MTD_UBI_DEBUG is not set +# CONFIG_MTD_UBI_GLUEBI is not set +CONFIG_MTD_UBI_WL_THRESHOLD=4096 +CONFIG_MTD_UBI=y +# CONFIG_MTD_SM_COMMON is not set +# CONFIG_N516_LPC is not set +CONFIG_NEED_DMA_MAP_STATE=y +# CONFIG_NETDEV_1000 is not set +# CONFIG_NET_ETHERNET is not set +# CONFIG_NET_SCHED is not set +# CONFIG_NETWORK_FILESYSTEMS is not set +# CONFIG_NEW_LEDS is not set +CONFIG_NLS_ASCII=y +CONFIG_NLS_CODEPAGE_1250=y +CONFIG_NLS_CODEPAGE_1251=y +CONFIG_NLS_CODEPAGE_437=y +CONFIG_NLS_CODEPAGE_737=y +CONFIG_NLS_CODEPAGE_775=y +CONFIG_NLS_CODEPAGE_850=y +CONFIG_NLS_CODEPAGE_852=y +CONFIG_NLS_CODEPAGE_855=y +CONFIG_NLS_CODEPAGE_857=y +CONFIG_NLS_CODEPAGE_860=y +CONFIG_NLS_CODEPAGE_861=y +CONFIG_NLS_CODEPAGE_862=y +CONFIG_NLS_CODEPAGE_863=y +CONFIG_NLS_CODEPAGE_864=y +CONFIG_NLS_CODEPAGE_865=y +CONFIG_NLS_CODEPAGE_866=y +CONFIG_NLS_CODEPAGE_869=y +CONFIG_NLS_CODEPAGE_874=y +CONFIG_NLS_CODEPAGE_932=y +CONFIG_NLS_CODEPAGE_936=y +CONFIG_NLS_CODEPAGE_949=y +CONFIG_NLS_CODEPAGE_950=y +CONFIG_NLS_ISO8859_13=y +CONFIG_NLS_ISO8859_14=y +CONFIG_NLS_ISO8859_15=y +CONFIG_NLS_ISO8859_1=y +CONFIG_NLS_ISO8859_2=y +CONFIG_NLS_ISO8859_3=y +CONFIG_NLS_ISO8859_4=y +CONFIG_NLS_ISO8859_5=y +CONFIG_NLS_ISO8859_6=y +CONFIG_NLS_ISO8859_7=y +CONFIG_NLS_ISO8859_8=y +CONFIG_NLS_ISO8859_9=y +CONFIG_NLS_KOI8_R=y +CONFIG_NLS_KOI8_U=y +CONFIG_NLS_UTF8=y +CONFIG_NLS=y +# CONFIG_NO_IOPORT is not set +# CONFIG_NXP_STB220 is not set +# CONFIG_NXP_STB225 is not set +# CONFIG_PACKET_MMAP is not set +CONFIG_PAGEFLAGS_EXTENDED=y +# CONFIG_PCI is not set +# CONFIG_PDA_POWER is not set +# CONFIG_PMC_MSP is not set +# CONFIG_PMC_YOSEMITE is not set +# CONFIG_PM_DEBUG is not set +CONFIG_PM_OPS=y +# CONFIG_PM_RUNTIME is not set +CONFIG_PM_SLEEP=y +CONFIG_PM=y +# CONFIG_PNX8550_JBS is not set +# CONFIG_PNX8550_STB810 is not set +# CONFIG_POWERTV is not set +# CONFIG_POWER_SUPPLY_DEBUG is not set +CONFIG_POWER_SUPPLY=y +# CONFIG_PREEMPT_NONE is not set +CONFIG_PREEMPT=y +CONFIG_PRINTK_TIME=y +CONFIG_RTC_CLASS=y +# CONFIG_RTC_DRV_CMOS is not set +CONFIG_RTC_DRV_JZ4740=y +CONFIG_SCHED_OMIT_FRAME_POINTER=y +CONFIG_SCSI_MOD=y +# CONFIG_SCSI_DMA is not set +# CONFIG_SDIO_UART is not set +# CONFIG_SERIAL_8250_EXTENDED is not set +# CONFIG_SGI_IP22 is not set +# CONFIG_SGI_IP27 is not set +# CONFIG_SGI_IP28 is not set +# CONFIG_SGI_IP32 is not set +# CONFIG_SIBYTE_BIGSUR is not set +# CONFIG_SIBYTE_CARMEL is not set +# CONFIG_SIBYTE_CRHINE is not set +# CONFIG_SIBYTE_CRHONE is not set +# CONFIG_SIBYTE_LITTLESUR is not set +# CONFIG_SIBYTE_RHONE is not set +# CONFIG_SIBYTE_SENTOSA is not set +# CONFIG_SIBYTE_SWARM is not set +# CONFIG_SND_SOC_ALL_CODECS is not set +# CONFIG_SND_SOC_JZCODEC is not set +# CONFIG_SND_SOC_JZ4740 is not set +# CONFIG_SND_JZ4740_SOC_N516 is not set +# CONFIG_SND_JZ4740_SOC_N526 is not set +# CONFIG_SND_JZ4740_SOC_QI_LB60 is not set +CONFIG_MACH_JZ4740=y +# CONFIG_SPI_SPIDEV is not set +# CONFIG_SQUASHFS is not set +# CONFIG_STAGING is not set +CONFIG_SUSPEND_FREEZER=y +CONFIG_SUSPEND=y +# CONFIG_SYN_COOKIES is not set +CONFIG_SYS_HAS_CPU_MIPS32_R1=y +CONFIG_SYS_HAS_EARLY_PRINTK=y +CONFIG_SYS_SUPPORTS_32BIT_KERNEL=y +CONFIG_SYS_SUPPORTS_ARBIT_HZ=y +CONFIG_SYS_SUPPORTS_LITTLE_ENDIAN=y +# CONFIG_TEST_POWER is not set +CONFIG_TRAD_SIGNALS=y +CONFIG_UBIFS_FS_ADVANCED_COMPR=y +# CONFIG_UBIFS_FS_DEBUG is not set +CONFIG_UBIFS_FS_LZO=y +# CONFIG_UBIFS_FS_XATTR is not set +CONFIG_UBIFS_FS=y +CONFIG_UBIFS_FS_ZLIB=y +# CONFIG_USB_ARCH_HAS_EHCI is not set +CONFIG_USB_ARCH_HAS_HCD=y +CONFIG_USB_ARCH_HAS_OHCI=y +# CONFIG_USB_AUDIO is not set +# CONFIG_USB_CDC_COMPOSITE is not set +# CONFIG_USB_ETH_EEM is not set +CONFIG_USB_ETH_RNDIS=y +CONFIG_USB_ETH=y +# CONFIG_USB_FILE_STORAGE is not set +# CONFIG_USB_FUNCTIONFS is not set +# CONFIG_USB_GADGET_AMD5536UDC is not set +# CONFIG_USB_GADGET_AT91 is not set +# CONFIG_USB_GADGET_ATMEL_USBA is not set +# CONFIG_USB_GADGET_CI13XXX is not set +# CONFIG_USB_GADGET_DEBUG_FILES is not set +# CONFIG_USB_GADGET_DEBUG_FS is not set +CONFIG_USB_GADGET_DUALSPEED=y +# CONFIG_USB_GADGET_DUMMY_HCD is not set +# CONFIG_USB_GADGETFS is not set +# CONFIG_USB_GADGET_FSL_QE is not set +# CONFIG_USB_GADGET_FSL_USB2 is not set +# CONFIG_USB_GADGET_GOKU is not set +# CONFIG_USB_GADGET_IMX is not set +CONFIG_USB_GADGET_JZ4740=y +# CONFIG_USB_GADGET_LANGWELL is not set +# CONFIG_USB_GADGET_LH7A40X is not set +# CONFIG_USB_GADGET_M66592 is not set +# CONFIG_USB_GADGET_MUSB_HDRC is not set +# CONFIG_USB_GADGET_NET2280 is not set +# CONFIG_USB_GADGET_OMAP is not set +# CONFIG_USB_GADGET_PXA25X is not set +# CONFIG_USB_GADGET_PXA27X is not set +# CONFIG_USB_GADGET_R8A66597 is not set +# CONFIG_USB_GADGET_S3C2410 is not set +# CONFIG_USB_GADGET_S3C_HSOTG is not set +CONFIG_USB_GADGET_SELECTED=y +CONFIG_USB_GADGET_VBUS_DRAW=2 +CONFIG_USB_GADGET=y +# CONFIG_USB_G_PRINTER is not set +# CONFIG_USB_G_SERIAL is not set +CONFIG_USB_JZ4740=y +# CONFIG_USB_MIDI_GADGET is not set +CONFIG_USB_SUPPORT=y +# CONFIG_USB_ZERO is not set +CONFIG_VFAT_FS=y +# CONFIG_VGA_CONSOLE is not set +# CONFIG_VLAN_8021Q is not set +CONFIG_VT_CONSOLE=y +CONFIG_VT_HW_CONSOLE_BINDING=y +CONFIG_VT=y +# CONFIG_WATCHDOG is not set +# CONFIG_WLAN_80211 is not set +CONFIG_ZONE_DMA_FLAG=0 diff --git a/target/linux/xburst/modules.mk b/target/linux/xburst/modules.mk index 3833acd..104ad22 100644 --- a/target/linux/xburst/modules.mk +++ b/target/linux/xburst/modules.mk @@ -17,7 +17,7 @@ define KernelPackage/sound-soc-jzcodec SUBMENU:=$(SOUND_MENU) DEPENDS:=kmod-sound-soc-core @TARGET_xburst TITLE:=JZ4740 SoC internal codec support - KCONFIG:=CONFIG_SND_SOC_JZCODEC + KCONFIG:=CONFIG_SND_SOC_JZCODEC CONFIG_SND_SOC_JZ4740_CODEC FILES:=$(LINUX_DIR)/sound/soc/codecs/snd-soc-jzcodec.ko AUTOLOAD:=$(call AutoLoad,60,snd-soc-jzcodec) endef diff --git a/target/linux/xburst/n516/config-2.6.35 b/target/linux/xburst/n516/config-2.6.35 new file mode 100644 index 0000000..1a7251d --- /dev/null +++ b/target/linux/xburst/n516/config-2.6.35 @@ -0,0 +1,16 @@ +CONFIG_FB_DEFERRED_IO=y +CONFIG_FB_JZ4740=y +CONFIG_FB_METRONOME=m +CONFIG_FB_SYS_FOPS=m +CONFIG_HWMON=y +# CONFIG_HWMON_DEBUG_CHIP is not set +CONFIG_I2C=y +CONFIG_I2C_ALGOBIT=y +CONFIG_I2C_BOARDINFO=y +CONFIG_I2C_GPIO=y +CONFIG_JZ4740_N516=y +CONFIG_LEDS_GPIO=y +CONFIG_MTD_CMDLINE_PARTS=y +CONFIG_N516_LPC=y +CONFIG_NEW_LEDS=y +CONFIG_SENSORS_LM75=y diff --git a/target/linux/xburst/n526/config-2.6.35 b/target/linux/xburst/n526/config-2.6.35 new file mode 100644 index 0000000..916ee8d --- /dev/null +++ b/target/linux/xburst/n526/config-2.6.35 @@ -0,0 +1,4 @@ +# CONFIG_FB_SYS_COPYAREA is not set +# CONFIG_FB_SYS_FILLRECT is not set +# CONFIG_FB_SYS_IMAGEBLIT is not set +CONFIG_JZ4740_N516=y diff --git a/target/linux/xburst/patches-2.6.35/001-core.patch b/target/linux/xburst/patches-2.6.35/001-core.patch new file mode 100644 index 0000000..a4ca6d9 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/001-core.patch @@ -0,0 +1,242 @@ +From 2b3ca15058c974f2c20bd057a58a10c414b83fef Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:07:51 +0000 +Subject: [PATCH] MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-Chip + +Adds a new cpu type for the JZ4740 to the Linux MIPS architecture code. +It also adds the iomem addresses for the different components found on +a JZ4740 SoC. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1464/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/bootinfo.h | 6 ++ + arch/mips/include/asm/cpu.h | 9 +++- + arch/mips/include/asm/mach-jz4740/base.h | 26 ++++++++++ + .../asm/mach-jz4740/cpu-feature-overrides.h | 51 ++++++++++++++++++++ + arch/mips/include/asm/mach-jz4740/war.h | 25 ++++++++++ + arch/mips/kernel/cpu-probe.c | 20 ++++++++ + arch/mips/mm/tlbex.c | 5 ++ + 7 files changed, 141 insertions(+), 1 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/base.h + create mode 100644 arch/mips/include/asm/mach-jz4740/cpu-feature-overrides.h + create mode 100644 arch/mips/include/asm/mach-jz4740/war.h + +--- a/arch/mips/include/asm/bootinfo.h ++++ b/arch/mips/include/asm/bootinfo.h +@@ -71,6 +71,12 @@ + #define MACH_LEMOTE_LL2F 7 + #define MACH_LOONGSON_END 8 + ++/* ++ * Valid machtype for group INGENIC ++ */ ++#define MACH_INGENIC_JZ4730 0 /* JZ4730 SOC */ ++#define MACH_INGENIC_JZ4740 1 /* JZ4740 SOC */ ++ + extern char *system_type; + const char *get_system_type(void); + +--- a/arch/mips/include/asm/cpu.h ++++ b/arch/mips/include/asm/cpu.h +@@ -34,7 +34,7 @@ + #define PRID_COMP_LSI 0x080000 + #define PRID_COMP_LEXRA 0x0b0000 + #define PRID_COMP_CAVIUM 0x0d0000 +- ++#define PRID_COMP_INGENIC 0xd00000 + + /* + * Assigned values for the product ID register. In order to detect a +@@ -133,6 +133,12 @@ + #define PRID_IMP_CAVIUM_CN52XX 0x0700 + + /* ++ * These are the PRID's for when 23:16 == PRID_COMP_INGENIC ++ */ ++ ++#define PRID_IMP_JZRISC 0x0200 ++ ++/* + * Definitions for 7:0 on legacy processors + */ + +@@ -219,6 +225,7 @@ enum cpu_type_enum { + CPU_4KC, CPU_4KEC, CPU_4KSC, CPU_24K, CPU_34K, CPU_1004K, CPU_74K, + CPU_ALCHEMY, CPU_PR4450, CPU_BCM3302, CPU_BCM4710, + CPU_BCM6338, CPU_BCM6345, CPU_BCM6348, CPU_BCM6358, ++ CPU_JZRISC, + + /* + * MIPS64 class processors +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/base.h +@@ -0,0 +1,26 @@ ++#ifndef __ASM_MACH_JZ4740_BASE_H__ ++#define __ASM_MACH_JZ4740_BASE_H__ ++ ++#define JZ4740_CPM_BASE_ADDR 0x10000000 ++#define JZ4740_INTC_BASE_ADDR 0x10001000 ++#define JZ4740_WDT_BASE_ADDR 0x10002000 ++#define JZ4740_TCU_BASE_ADDR 0x10002010 ++#define JZ4740_RTC_BASE_ADDR 0x10003000 ++#define JZ4740_GPIO_BASE_ADDR 0x10010000 ++#define JZ4740_AIC_BASE_ADDR 0x10020000 ++#define JZ4740_MSC_BASE_ADDR 0x10021000 ++#define JZ4740_UART0_BASE_ADDR 0x10030000 ++#define JZ4740_UART1_BASE_ADDR 0x10031000 ++#define JZ4740_I2C_BASE_ADDR 0x10042000 ++#define JZ4740_SSI_BASE_ADDR 0x10043000 ++#define JZ4740_SADC_BASE_ADDR 0x10070000 ++#define JZ4740_EMC_BASE_ADDR 0x13010000 ++#define JZ4740_DMAC_BASE_ADDR 0x13020000 ++#define JZ4740_UHC_BASE_ADDR 0x13030000 ++#define JZ4740_UDC_BASE_ADDR 0x13040000 ++#define JZ4740_LCD_BASE_ADDR 0x13050000 ++#define JZ4740_SLCD_BASE_ADDR 0x13050000 ++#define JZ4740_CIM_BASE_ADDR 0x13060000 ++#define JZ4740_IPU_BASE_ADDR 0x13080000 ++ ++#endif +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/cpu-feature-overrides.h +@@ -0,0 +1,51 @@ ++/* ++ * This file is subject to the terms and conditions of the GNU General Public ++ * License. See the file "COPYING" in the main directory of this archive ++ * for more details. ++ * ++ */ ++#ifndef __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H ++#define __ASM_MACH_JZ4740_CPU_FEATURE_OVERRIDES_H ++ ++#define cpu_has_tlb 1 ++#define cpu_has_4kex 1 ++#define cpu_has_3k_cache 0 ++#define cpu_has_4k_cache 1 ++#define cpu_has_tx39_cache 0 ++#define cpu_has_fpu 0 ++#define cpu_has_32fpr 0 ++#define cpu_has_counter 0 ++#define cpu_has_watch 1 ++#define cpu_has_divec 1 ++#define cpu_has_vce 0 ++#define cpu_has_cache_cdex_p 0 ++#define cpu_has_cache_cdex_s 0 ++#define cpu_has_prefetch 1 ++#define cpu_has_mcheck 1 ++#define cpu_has_ejtag 1 ++#define cpu_has_llsc 1 ++#define cpu_has_mips16 0 ++#define cpu_has_mdmx 0 ++#define cpu_has_mips3d 0 ++#define cpu_has_smartmips 0 ++#define kernel_uses_llsc 1 ++#define cpu_has_vtag_icache 1 ++#define cpu_has_dc_aliases 0 ++#define cpu_has_ic_fills_f_dc 0 ++#define cpu_has_pindexed_dcache 0 ++#define cpu_has_mips32r1 1 ++#define cpu_has_mips32r2 0 ++#define cpu_has_mips64r1 0 ++#define cpu_has_mips64r2 0 ++#define cpu_has_dsp 0 ++#define cpu_has_mipsmt 0 ++#define cpu_has_userlocal 0 ++#define cpu_has_nofpuex 0 ++#define cpu_has_64bits 0 ++#define cpu_has_64bit_zero_reg 0 ++#define cpu_has_inclusive_pcaches 0 ++ ++#define cpu_dcache_line_size() 32 ++#define cpu_icache_line_size() 32 ++ ++#endif +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/war.h +@@ -0,0 +1,25 @@ ++/* ++ * This file is subject to the terms and conditions of the GNU General Public ++ * License. See the file "COPYING" in the main directory of this archive ++ * for more details. ++ * ++ * Copyright (C) 2002, 2004, 2007 by Ralf Baechle <ralf@linux-mips.org> ++ */ ++#ifndef __ASM_MIPS_MACH_JZ4740_WAR_H ++#define __ASM_MIPS_MACH_JZ4740_WAR_H ++ ++#define R4600_V1_INDEX_ICACHEOP_WAR 0 ++#define R4600_V1_HIT_CACHEOP_WAR 0 ++#define R4600_V2_HIT_CACHEOP_WAR 0 ++#define R5432_CP0_INTERRUPT_WAR 0 ++#define BCM1250_M3_WAR 0 ++#define SIBYTE_1956_WAR 0 ++#define MIPS4K_ICACHE_REFILL_WAR 0 ++#define MIPS_CACHE_SYNC_WAR 0 ++#define TX49XX_ICACHE_INDEX_INV_WAR 0 ++#define RM9000_CDEX_SMP_WAR 0 ++#define ICACHE_REFILLS_WORKAROUND_WAR 0 ++#define R10000_LLSC_WAR 0 ++#define MIPS34K_MISSED_ITLB_WAR 0 ++ ++#endif /* __ASM_MIPS_MACH_JZ4740_WAR_H */ +--- a/arch/mips/kernel/cpu-probe.c ++++ b/arch/mips/kernel/cpu-probe.c +@@ -187,6 +187,7 @@ void __init check_wait(void) + case CPU_BCM6358: + case CPU_CAVIUM_OCTEON: + case CPU_CAVIUM_OCTEON_PLUS: ++ case CPU_JZRISC: + cpu_wait = r4k_wait; + break; + +@@ -956,6 +957,22 @@ platform: + } + } + ++static inline void cpu_probe_ingenic(struct cpuinfo_mips *c, unsigned int cpu) ++{ ++ decode_configs(c); ++ /* JZRISC does not implement the CP0 counter. */ ++ c->options &= ~MIPS_CPU_COUNTER; ++ switch (c->processor_id & 0xff00) { ++ case PRID_IMP_JZRISC: ++ c->cputype = CPU_JZRISC; ++ __cpu_name[cpu] = "Ingenic JZRISC"; ++ break; ++ default: ++ panic("Unknown Ingenic Processor ID!"); ++ break; ++ } ++} ++ + const char *__cpu_name[NR_CPUS]; + const char *__elf_platform; + +@@ -994,6 +1011,9 @@ __cpuinit void cpu_probe(void) + case PRID_COMP_CAVIUM: + cpu_probe_cavium(c, cpu); + break; ++ case PRID_COMP_INGENIC: ++ cpu_probe_ingenic(c, cpu); ++ break; + } + + BUG_ON(!__cpu_name[cpu]); +--- a/arch/mips/mm/tlbex.c ++++ b/arch/mips/mm/tlbex.c +@@ -409,6 +409,11 @@ static void __cpuinit build_tlb_write_en + tlbw(p); + break; + ++ case CPU_JZRISC: ++ tlbw(p); ++ uasm_i_nop(p); ++ break; ++ + default: + panic("No TLB refill handler yet (CPU type: %d)", + current_cpu_data.cputype); diff --git a/target/linux/xburst/patches-2.6.35/002-xburst-cache-quirks.patch b/target/linux/xburst/patches-2.6.35/002-xburst-cache-quirks.patch new file mode 100644 index 0000000..9b214d7 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/002-xburst-cache-quirks.patch @@ -0,0 +1,334 @@ +From 296b9882edc2e6779e6c3d97f537166aa2334b93 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 17:34:29 +0200 +Subject: [PATCH] JZ4740 cache quirks + +--- + arch/mips/include/asm/r4kcache.h | 231 ++++++++++++++++++++++++++++++++++++++ + 1 files changed, 231 insertions(+), 0 deletions(-) + +--- a/arch/mips/include/asm/r4kcache.h ++++ b/arch/mips/include/asm/r4kcache.h +@@ -17,6 +17,58 @@ + #include <asm/cpu-features.h> + #include <asm/mipsmtregs.h> + ++#ifdef CONFIG_JZRISC ++ ++#define K0_TO_K1() \ ++do { \ ++ unsigned long __k0_addr; \ ++ \ ++ __asm__ __volatile__( \ ++ "la %0, 1f\n\t" \ ++ "or %0, %0, %1\n\t" \ ++ "jr %0\n\t" \ ++ "nop\n\t" \ ++ "1: nop\n" \ ++ : "=&r"(__k0_addr) \ ++ : "r" (0x20000000) ); \ ++} while(0) ++ ++#define K1_TO_K0() \ ++do { \ ++ unsigned long __k0_addr; \ ++ __asm__ __volatile__( \ ++ "nop;nop;nop;nop;nop;nop;nop\n\t" \ ++ "la %0, 1f\n\t" \ ++ "jr %0\n\t" \ ++ "nop\n\t" \ ++ "1: nop\n" \ ++ : "=&r" (__k0_addr)); \ ++} while (0) ++ ++#define INVALIDATE_BTB() \ ++do { \ ++ unsigned long tmp; \ ++ __asm__ __volatile__( \ ++ ".set mips32\n\t" \ ++ "mfc0 %0, $16, 7\n\t" \ ++ "nop\n\t" \ ++ "ori %0, 2\n\t" \ ++ "mtc0 %0, $16, 7\n\t" \ ++ "nop\n\t" \ ++ : "=&r" (tmp)); \ ++} while (0) ++ ++#define SYNC_WB() __asm__ __volatile__ ("sync") ++ ++#else /* CONFIG_JZRISC */ ++ ++#define K0_TO_K1() do { } while (0) ++#define K1_TO_K0() do { } while (0) ++#define INVALIDATE_BTB() do { } while (0) ++#define SYNC_WB() do { } while (0) ++ ++#endif /* CONFIG_JZRISC */ ++ + /* + * This macro return a properly sign-extended address suitable as base address + * for indexed cache operations. Two issues here: +@@ -144,6 +196,7 @@ static inline void flush_icache_line_ind + { + __iflush_prologue + cache_op(Index_Invalidate_I, addr); ++ INVALIDATE_BTB(); + __iflush_epilogue + } + +@@ -151,6 +204,7 @@ static inline void flush_dcache_line_ind + { + __dflush_prologue + cache_op(Index_Writeback_Inv_D, addr); ++ SYNC_WB(); + __dflush_epilogue + } + +@@ -163,6 +217,7 @@ static inline void flush_icache_line(uns + { + __iflush_prologue + cache_op(Hit_Invalidate_I, addr); ++ INVALIDATE_BTB(); + __iflush_epilogue + } + +@@ -170,6 +225,7 @@ static inline void flush_dcache_line(uns + { + __dflush_prologue + cache_op(Hit_Writeback_Inv_D, addr); ++ SYNC_WB(); + __dflush_epilogue + } + +@@ -177,6 +233,7 @@ static inline void invalidate_dcache_lin + { + __dflush_prologue + cache_op(Hit_Invalidate_D, addr); ++ SYNC_WB(); + __dflush_epilogue + } + +@@ -209,6 +266,7 @@ static inline void flush_scache_line(uns + static inline void protected_flush_icache_line(unsigned long addr) + { + protected_cache_op(Hit_Invalidate_I, addr); ++ INVALIDATE_BTB(); + } + + /* +@@ -220,6 +278,7 @@ static inline void protected_flush_icach + static inline void protected_writeback_dcache_line(unsigned long addr) + { + protected_cache_op(Hit_Writeback_Inv_D, addr); ++ SYNC_WB(); + } + + static inline void protected_writeback_scache_line(unsigned long addr) +@@ -396,8 +455,10 @@ static inline void blast_##pfx##cache##l + __BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 16) + __BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 16) + __BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 16) ++#ifndef CONFIG_JZRISC + __BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 32) + __BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 32) ++#endif + __BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 32) + __BUILD_BLAST_CACHE(d, dcache, Index_Writeback_Inv_D, Hit_Writeback_Inv_D, 64) + __BUILD_BLAST_CACHE(i, icache, Index_Invalidate_I, Hit_Invalidate_I, 64) +@@ -405,12 +466,122 @@ __BUILD_BLAST_CACHE(s, scache, Index_Wri + __BUILD_BLAST_CACHE(s, scache, Index_Writeback_Inv_SD, Hit_Writeback_Inv_SD, 128) + + __BUILD_BLAST_CACHE(inv_d, dcache, Index_Writeback_Inv_D, Hit_Invalidate_D, 16) ++#ifndef CONFIG_JZRISC + __BUILD_BLAST_CACHE(inv_d, dcache, Index_Writeback_Inv_D, Hit_Invalidate_D, 32) ++#endif + __BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 16) + __BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 32) + __BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 64) + __BUILD_BLAST_CACHE(inv_s, scache, Index_Writeback_Inv_SD, Hit_Invalidate_SD, 128) + ++#ifdef CONFIG_JZRISC ++ ++static inline void blast_dcache32(void) ++{ ++ unsigned long start = INDEX_BASE; ++ unsigned long end = start + current_cpu_data.dcache.waysize; ++ unsigned long ws_inc = 1UL << current_cpu_data.dcache.waybit; ++ unsigned long ws_end = current_cpu_data.dcache.ways << ++ current_cpu_data.dcache.waybit; ++ unsigned long ws, addr; ++ ++ for (ws = 0; ws < ws_end; ws += ws_inc) ++ for (addr = start; addr < end; addr += 0x400) ++ cache32_unroll32(addr|ws,Index_Writeback_Inv_D); ++ ++ SYNC_WB(); ++} ++ ++static inline void blast_dcache32_page(unsigned long page) ++{ ++ unsigned long start = page; ++ unsigned long end = page + PAGE_SIZE; ++ ++ do { ++ cache32_unroll32(start,Hit_Writeback_Inv_D); ++ start += 0x400; ++ } while (start < end); ++ ++ SYNC_WB(); ++} ++ ++static inline void blast_dcache32_page_indexed(unsigned long page) ++{ ++ unsigned long indexmask = current_cpu_data.dcache.waysize - 1; ++ unsigned long start = INDEX_BASE + (page & indexmask); ++ unsigned long end = start + PAGE_SIZE; ++ unsigned long ws_inc = 1UL << current_cpu_data.dcache.waybit; ++ unsigned long ws_end = current_cpu_data.dcache.ways << ++ current_cpu_data.dcache.waybit; ++ unsigned long ws, addr; ++ ++ for (ws = 0; ws < ws_end; ws += ws_inc) ++ for (addr = start; addr < end; addr += 0x400) ++ cache32_unroll32(addr|ws,Index_Writeback_Inv_D); ++ ++ SYNC_WB(); ++} ++ ++static inline void blast_icache32(void) ++{ ++ unsigned long start = INDEX_BASE; ++ unsigned long end = start + current_cpu_data.icache.waysize; ++ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit; ++ unsigned long ws_end = current_cpu_data.icache.ways << ++ current_cpu_data.icache.waybit; ++ unsigned long ws, addr; ++ ++ K0_TO_K1(); ++ ++ for (ws = 0; ws < ws_end; ws += ws_inc) ++ for (addr = start; addr < end; addr += 0x400) ++ cache32_unroll32(addr|ws,Index_Invalidate_I); ++ ++ INVALIDATE_BTB(); ++ ++ K1_TO_K0(); ++} ++ ++static inline void blast_icache32_page(unsigned long page) ++{ ++ unsigned long start = page; ++ unsigned long end = page + PAGE_SIZE; ++ ++ K0_TO_K1(); ++ ++ do { ++ cache32_unroll32(start,Hit_Invalidate_I); ++ start += 0x400; ++ } while (start < end); ++ ++ INVALIDATE_BTB(); ++ ++ K1_TO_K0(); ++} ++ ++static inline void blast_icache32_page_indexed(unsigned long page) ++{ ++ unsigned long indexmask = current_cpu_data.icache.waysize - 1; ++ unsigned long start = INDEX_BASE + (page & indexmask); ++ unsigned long end = start + PAGE_SIZE; ++ unsigned long ws_inc = 1UL << current_cpu_data.icache.waybit; ++ unsigned long ws_end = current_cpu_data.icache.ways << ++ current_cpu_data.icache.waybit; ++ unsigned long ws, addr; ++ ++ K0_TO_K1(); ++ ++ for (ws = 0; ws < ws_end; ws += ws_inc) ++ for (addr = start; addr < end; addr += 0x400) ++ cache32_unroll32(addr|ws,Index_Invalidate_I); ++ ++ INVALIDATE_BTB(); ++ ++ K1_TO_K0(); ++} ++ ++#endif /* CONFIG_JZRISC */ ++ + /* build blast_xxx_range, protected_blast_xxx_range */ + #define __BUILD_BLAST_CACHE_RANGE(pfx, desc, hitop, prot) \ + static inline void prot##blast_##pfx##cache##_range(unsigned long start, \ +@@ -432,13 +603,73 @@ static inline void prot##blast_##pfx##ca + __##pfx##flush_epilogue \ + } + ++#ifndef CONFIG_JZRISC + __BUILD_BLAST_CACHE_RANGE(d, dcache, Hit_Writeback_Inv_D, protected_) ++#endif + __BUILD_BLAST_CACHE_RANGE(s, scache, Hit_Writeback_Inv_SD, protected_) ++#ifndef CONFIG_JZRISC + __BUILD_BLAST_CACHE_RANGE(i, icache, Hit_Invalidate_I, protected_) + __BUILD_BLAST_CACHE_RANGE(d, dcache, Hit_Writeback_Inv_D, ) ++#endif + __BUILD_BLAST_CACHE_RANGE(s, scache, Hit_Writeback_Inv_SD, ) + /* blast_inv_dcache_range */ + __BUILD_BLAST_CACHE_RANGE(inv_d, dcache, Hit_Invalidate_D, ) + __BUILD_BLAST_CACHE_RANGE(inv_s, scache, Hit_Invalidate_SD, ) + ++#ifdef CONFIG_JZRISC ++ ++static inline void protected_blast_dcache_range(unsigned long start, ++ unsigned long end) ++{ ++ unsigned long lsize = cpu_dcache_line_size(); ++ unsigned long addr = start & ~(lsize - 1); ++ unsigned long aend = (end - 1) & ~(lsize - 1); ++ ++ while (1) { ++ protected_cache_op(Hit_Writeback_Inv_D, addr); ++ if (addr == aend) ++ break; ++ addr += lsize; ++ } ++ SYNC_WB(); ++} ++ ++static inline void protected_blast_icache_range(unsigned long start, ++ unsigned long end) ++{ ++ unsigned long lsize = cpu_icache_line_size(); ++ unsigned long addr = start & ~(lsize - 1); ++ unsigned long aend = (end - 1) & ~(lsize - 1); ++ ++ K0_TO_K1(); ++ ++ while (1) { ++ protected_cache_op(Hit_Invalidate_I, addr); ++ if (addr == aend) ++ break; ++ addr += lsize; ++ } ++ INVALIDATE_BTB(); ++ ++ K1_TO_K0(); ++} ++ ++static inline void blast_dcache_range(unsigned long start, ++ unsigned long end) ++{ ++ unsigned long lsize = cpu_dcache_line_size(); ++ unsigned long addr = start & ~(lsize - 1); ++ unsigned long aend = (end - 1) & ~(lsize - 1); ++ ++ while (1) { ++ cache_op(Hit_Writeback_Inv_D, addr); ++ if (addr == aend) ++ break; ++ addr += lsize; ++ } ++ SYNC_WB(); ++} ++ ++#endif /* CONFIG_JZRISC */ ++ + #endif /* _ASM_R4KCACHE_H */ diff --git a/target/linux/xburst/patches-2.6.35/003-clock_api.patch b/target/linux/xburst/patches-2.6.35/003-clock_api.patch new file mode 100644 index 0000000..b1db43e --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/003-clock_api.patch @@ -0,0 +1,1173 @@ +From dd6ffa07b42d40ff680ce9bce34da88cf8920837 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:10:00 +0000 +Subject: [PATCH] MIPS: JZ4740: Add clock API support. + +Add support for managing the clocks found on JZ4740 SoC through the +Linux clock API. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1466/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/clock.h | 28 + + arch/mips/jz4740/clock-debugfs.c | 109 ++++ + arch/mips/jz4740/clock.c | 924 +++++++++++++++++++++++++++++ + arch/mips/jz4740/clock.h | 76 +++ + 4 files changed, 1137 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/clock.h + create mode 100644 arch/mips/jz4740/clock-debugfs.c + create mode 100644 arch/mips/jz4740/clock.c + create mode 100644 arch/mips/jz4740/clock.h + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/clock.h +@@ -0,0 +1,28 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_JZ4740_CLOCK_H__ ++#define __ASM_JZ4740_CLOCK_H__ ++ ++enum jz4740_wait_mode { ++ JZ4740_WAIT_MODE_IDLE, ++ JZ4740_WAIT_MODE_SLEEP, ++}; ++ ++void jz4740_clock_set_wait_mode(enum jz4740_wait_mode mode); ++ ++void jz4740_clock_udc_enable_auto_suspend(void); ++void jz4740_clock_udc_disable_auto_suspend(void); ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/clock-debugfs.c +@@ -0,0 +1,109 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC clock support debugfs entries ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/clk.h> ++#include <linux/err.h> ++ ++#include <linux/debugfs.h> ++#include <linux/uaccess.h> ++ ++#include <asm/mach-jz4740/clock.h> ++#include "clock.h" ++ ++static struct dentry *jz4740_clock_debugfs; ++ ++static int jz4740_clock_debugfs_show_enabled(void *data, uint64_t *value) ++{ ++ struct clk *clk = data; ++ *value = clk_is_enabled(clk); ++ ++ return 0; ++} ++ ++static int jz4740_clock_debugfs_set_enabled(void *data, uint64_t value) ++{ ++ struct clk *clk = data; ++ ++ if (value) ++ return clk_enable(clk); ++ else ++ clk_disable(clk); ++ ++ return 0; ++} ++ ++DEFINE_SIMPLE_ATTRIBUTE(jz4740_clock_debugfs_ops_enabled, ++ jz4740_clock_debugfs_show_enabled, ++ jz4740_clock_debugfs_set_enabled, ++ "%llu\n"); ++ ++static int jz4740_clock_debugfs_show_rate(void *data, uint64_t *value) ++{ ++ struct clk *clk = data; ++ *value = clk_get_rate(clk); ++ ++ return 0; ++} ++ ++DEFINE_SIMPLE_ATTRIBUTE(jz4740_clock_debugfs_ops_rate, ++ jz4740_clock_debugfs_show_rate, ++ NULL, ++ "%llu\n"); ++ ++void jz4740_clock_debugfs_add_clk(struct clk *clk) ++{ ++ if (!jz4740_clock_debugfs) ++ return; ++ ++ clk->debugfs_entry = debugfs_create_dir(clk->name, jz4740_clock_debugfs); ++ debugfs_create_file("rate", S_IWUGO | S_IRUGO, clk->debugfs_entry, clk, ++ &jz4740_clock_debugfs_ops_rate); ++ debugfs_create_file("enabled", S_IRUGO, clk->debugfs_entry, clk, ++ &jz4740_clock_debugfs_ops_enabled); ++ ++ if (clk->parent) { ++ char parent_path[100]; ++ snprintf(parent_path, 100, "../%s", clk->parent->name); ++ clk->debugfs_parent_entry = debugfs_create_symlink("parent", ++ clk->debugfs_entry, ++ parent_path); ++ } ++} ++ ++/* TODO: Locking */ ++void jz4740_clock_debugfs_update_parent(struct clk *clk) ++{ ++ if (clk->debugfs_parent_entry) ++ debugfs_remove(clk->debugfs_parent_entry); ++ ++ if (clk->parent) { ++ char parent_path[100]; ++ snprintf(parent_path, 100, "../%s", clk->parent->name); ++ clk->debugfs_parent_entry = debugfs_create_symlink("parent", ++ clk->debugfs_entry, ++ parent_path); ++ } else { ++ clk->debugfs_parent_entry = NULL; ++ } ++} ++ ++void jz4740_clock_debugfs_init(void) ++{ ++ jz4740_clock_debugfs = debugfs_create_dir("jz4740-clock", NULL); ++ if (IS_ERR(jz4740_clock_debugfs)) ++ jz4740_clock_debugfs = NULL; ++} +--- /dev/null ++++ b/arch/mips/jz4740/clock.c +@@ -0,0 +1,924 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC clock support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/errno.h> ++#include <linux/clk.h> ++#include <linux/spinlock.h> ++#include <linux/io.h> ++#include <linux/module.h> ++#include <linux/list.h> ++#include <linux/err.h> ++ ++#include <asm/mach-jz4740/clock.h> ++#include <asm/mach-jz4740/base.h> ++ ++#include "clock.h" ++ ++#define JZ_REG_CLOCK_CTRL 0x00 ++#define JZ_REG_CLOCK_LOW_POWER 0x04 ++#define JZ_REG_CLOCK_PLL 0x10 ++#define JZ_REG_CLOCK_GATE 0x20 ++#define JZ_REG_CLOCK_SLEEP_CTRL 0x24 ++#define JZ_REG_CLOCK_I2S 0x60 ++#define JZ_REG_CLOCK_LCD 0x64 ++#define JZ_REG_CLOCK_MMC 0x68 ++#define JZ_REG_CLOCK_UHC 0x6C ++#define JZ_REG_CLOCK_SPI 0x74 ++ ++#define JZ_CLOCK_CTRL_I2S_SRC_PLL BIT(31) ++#define JZ_CLOCK_CTRL_KO_ENABLE BIT(30) ++#define JZ_CLOCK_CTRL_UDC_SRC_PLL BIT(29) ++#define JZ_CLOCK_CTRL_UDIV_MASK 0x1f800000 ++#define JZ_CLOCK_CTRL_CHANGE_ENABLE BIT(22) ++#define JZ_CLOCK_CTRL_PLL_HALF BIT(21) ++#define JZ_CLOCK_CTRL_LDIV_MASK 0x001f0000 ++#define JZ_CLOCK_CTRL_UDIV_OFFSET 23 ++#define JZ_CLOCK_CTRL_LDIV_OFFSET 16 ++#define JZ_CLOCK_CTRL_MDIV_OFFSET 12 ++#define JZ_CLOCK_CTRL_PDIV_OFFSET 8 ++#define JZ_CLOCK_CTRL_HDIV_OFFSET 4 ++#define JZ_CLOCK_CTRL_CDIV_OFFSET 0 ++ ++#define JZ_CLOCK_GATE_UART0 BIT(0) ++#define JZ_CLOCK_GATE_TCU BIT(1) ++#define JZ_CLOCK_GATE_RTC BIT(2) ++#define JZ_CLOCK_GATE_I2C BIT(3) ++#define JZ_CLOCK_GATE_SPI BIT(4) ++#define JZ_CLOCK_GATE_AIC BIT(5) ++#define JZ_CLOCK_GATE_I2S BIT(6) ++#define JZ_CLOCK_GATE_MMC BIT(7) ++#define JZ_CLOCK_GATE_ADC BIT(8) ++#define JZ_CLOCK_GATE_CIM BIT(9) ++#define JZ_CLOCK_GATE_LCD BIT(10) ++#define JZ_CLOCK_GATE_UDC BIT(11) ++#define JZ_CLOCK_GATE_DMAC BIT(12) ++#define JZ_CLOCK_GATE_IPU BIT(13) ++#define JZ_CLOCK_GATE_UHC BIT(14) ++#define JZ_CLOCK_GATE_UART1 BIT(15) ++ ++#define JZ_CLOCK_I2S_DIV_MASK 0x01ff ++ ++#define JZ_CLOCK_LCD_DIV_MASK 0x01ff ++ ++#define JZ_CLOCK_MMC_DIV_MASK 0x001f ++ ++#define JZ_CLOCK_UHC_DIV_MASK 0x000f ++ ++#define JZ_CLOCK_SPI_SRC_PLL BIT(31) ++#define JZ_CLOCK_SPI_DIV_MASK 0x000f ++ ++#define JZ_CLOCK_PLL_M_MASK 0x01ff ++#define JZ_CLOCK_PLL_N_MASK 0x001f ++#define JZ_CLOCK_PLL_OD_MASK 0x0003 ++#define JZ_CLOCK_PLL_STABLE BIT(10) ++#define JZ_CLOCK_PLL_BYPASS BIT(9) ++#define JZ_CLOCK_PLL_ENABLED BIT(8) ++#define JZ_CLOCK_PLL_STABLIZE_MASK 0x000f ++#define JZ_CLOCK_PLL_M_OFFSET 23 ++#define JZ_CLOCK_PLL_N_OFFSET 18 ++#define JZ_CLOCK_PLL_OD_OFFSET 16 ++ ++#define JZ_CLOCK_LOW_POWER_MODE_DOZE BIT(2) ++#define JZ_CLOCK_LOW_POWER_MODE_SLEEP BIT(0) ++ ++#define JZ_CLOCK_SLEEP_CTRL_SUSPEND_UHC BIT(7) ++#define JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC BIT(6) ++ ++static void __iomem *jz_clock_base; ++static spinlock_t jz_clock_lock; ++static LIST_HEAD(jz_clocks); ++ ++struct main_clk { ++ struct clk clk; ++ uint32_t div_offset; ++}; ++ ++struct divided_clk { ++ struct clk clk; ++ uint32_t reg; ++ uint32_t mask; ++}; ++ ++struct static_clk { ++ struct clk clk; ++ unsigned long rate; ++}; ++ ++static uint32_t jz_clk_reg_read(int reg) ++{ ++ return readl(jz_clock_base + reg); ++} ++ ++static void jz_clk_reg_write_mask(int reg, uint32_t val, uint32_t mask) ++{ ++ uint32_t val2; ++ ++ spin_lock(&jz_clock_lock); ++ val2 = readl(jz_clock_base + reg); ++ val2 &= ~mask; ++ val2 |= val; ++ writel(val2, jz_clock_base + reg); ++ spin_unlock(&jz_clock_lock); ++} ++ ++static void jz_clk_reg_set_bits(int reg, uint32_t mask) ++{ ++ uint32_t val; ++ ++ spin_lock(&jz_clock_lock); ++ val = readl(jz_clock_base + reg); ++ val |= mask; ++ writel(val, jz_clock_base + reg); ++ spin_unlock(&jz_clock_lock); ++} ++ ++static void jz_clk_reg_clear_bits(int reg, uint32_t mask) ++{ ++ uint32_t val; ++ ++ spin_lock(&jz_clock_lock); ++ val = readl(jz_clock_base + reg); ++ val &= ~mask; ++ writel(val, jz_clock_base + reg); ++ spin_unlock(&jz_clock_lock); ++} ++ ++static int jz_clk_enable_gating(struct clk *clk) ++{ ++ if (clk->gate_bit == JZ4740_CLK_NOT_GATED) ++ return -EINVAL; ++ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_GATE, clk->gate_bit); ++ return 0; ++} ++ ++static int jz_clk_disable_gating(struct clk *clk) ++{ ++ if (clk->gate_bit == JZ4740_CLK_NOT_GATED) ++ return -EINVAL; ++ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_GATE, clk->gate_bit); ++ return 0; ++} ++ ++static int jz_clk_is_enabled_gating(struct clk *clk) ++{ ++ if (clk->gate_bit == JZ4740_CLK_NOT_GATED) ++ return 1; ++ ++ return !(jz_clk_reg_read(JZ_REG_CLOCK_GATE) & clk->gate_bit); ++} ++ ++static unsigned long jz_clk_static_get_rate(struct clk *clk) ++{ ++ return ((struct static_clk *)clk)->rate; ++} ++ ++static int jz_clk_ko_enable(struct clk *clk) ++{ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_KO_ENABLE); ++ return 0; ++} ++ ++static int jz_clk_ko_disable(struct clk *clk) ++{ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_KO_ENABLE); ++ return 0; ++} ++ ++static int jz_clk_ko_is_enabled(struct clk *clk) ++{ ++ return !!(jz_clk_reg_read(JZ_REG_CLOCK_CTRL) & JZ_CLOCK_CTRL_KO_ENABLE); ++} ++ ++static const int pllno[] = {1, 2, 2, 4}; ++ ++static unsigned long jz_clk_pll_get_rate(struct clk *clk) ++{ ++ uint32_t val; ++ int m; ++ int n; ++ int od; ++ ++ val = jz_clk_reg_read(JZ_REG_CLOCK_PLL); ++ ++ if (val & JZ_CLOCK_PLL_BYPASS) ++ return clk_get_rate(clk->parent); ++ ++ m = ((val >> 23) & 0x1ff) + 2; ++ n = ((val >> 18) & 0x1f) + 2; ++ od = (val >> 16) & 0x3; ++ ++ return ((clk_get_rate(clk->parent) / n) * m) / pllno[od]; ++} ++ ++static unsigned long jz_clk_pll_half_get_rate(struct clk *clk) ++{ ++ uint32_t reg; ++ ++ reg = jz_clk_reg_read(JZ_REG_CLOCK_CTRL); ++ if (reg & JZ_CLOCK_CTRL_PLL_HALF) ++ return jz_clk_pll_get_rate(clk->parent); ++ return jz_clk_pll_get_rate(clk->parent) >> 1; ++} ++ ++static const int jz_clk_main_divs[] = {1, 2, 3, 4, 6, 8, 12, 16, 24, 32}; ++ ++static unsigned long jz_clk_main_round_rate(struct clk *clk, unsigned long rate) ++{ ++ unsigned long parent_rate = jz_clk_pll_get_rate(clk->parent); ++ int div; ++ ++ div = parent_rate / rate; ++ if (div > 32) ++ return parent_rate / 32; ++ else if (div < 1) ++ return parent_rate; ++ ++ div &= (0x3 << (ffs(div) - 1)); ++ ++ return parent_rate / div; ++} ++ ++static unsigned long jz_clk_main_get_rate(struct clk *clk) ++{ ++ struct main_clk *mclk = (struct main_clk *)clk; ++ uint32_t div; ++ ++ div = jz_clk_reg_read(JZ_REG_CLOCK_CTRL); ++ ++ div >>= mclk->div_offset; ++ div &= 0xf; ++ ++ if (div >= ARRAY_SIZE(jz_clk_main_divs)) ++ div = ARRAY_SIZE(jz_clk_main_divs) - 1; ++ ++ return jz_clk_pll_get_rate(clk->parent) / jz_clk_main_divs[div]; ++} ++ ++static int jz_clk_main_set_rate(struct clk *clk, unsigned long rate) ++{ ++ struct main_clk *mclk = (struct main_clk *)clk; ++ int i; ++ int div; ++ unsigned long parent_rate = jz_clk_pll_get_rate(clk->parent); ++ ++ rate = jz_clk_main_round_rate(clk, rate); ++ ++ div = parent_rate / rate; ++ ++ i = (ffs(div) - 1) << 1; ++ if (i > 0 && !(div & BIT(i-1))) ++ i -= 1; ++ ++ jz_clk_reg_write_mask(JZ_REG_CLOCK_CTRL, i << mclk->div_offset, ++ 0xf << mclk->div_offset); ++ ++ return 0; ++} ++ ++static struct clk_ops jz_clk_static_ops = { ++ .get_rate = jz_clk_static_get_rate, ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++}; ++ ++static struct static_clk jz_clk_ext = { ++ .clk = { ++ .name = "ext", ++ .gate_bit = JZ4740_CLK_NOT_GATED, ++ .ops = &jz_clk_static_ops, ++ }, ++}; ++ ++static struct clk_ops jz_clk_pll_ops = { ++ .get_rate = jz_clk_pll_get_rate, ++}; ++ ++static struct clk jz_clk_pll = { ++ .name = "pll", ++ .parent = &jz_clk_ext.clk, ++ .ops = &jz_clk_pll_ops, ++}; ++ ++static struct clk_ops jz_clk_pll_half_ops = { ++ .get_rate = jz_clk_pll_half_get_rate, ++}; ++ ++static struct clk jz_clk_pll_half = { ++ .name = "pll half", ++ .parent = &jz_clk_pll, ++ .ops = &jz_clk_pll_half_ops, ++}; ++ ++static const struct clk_ops jz_clk_main_ops = { ++ .get_rate = jz_clk_main_get_rate, ++ .set_rate = jz_clk_main_set_rate, ++ .round_rate = jz_clk_main_round_rate, ++}; ++ ++static struct main_clk jz_clk_cpu = { ++ .clk = { ++ .name = "cclk", ++ .parent = &jz_clk_pll, ++ .ops = &jz_clk_main_ops, ++ }, ++ .div_offset = JZ_CLOCK_CTRL_CDIV_OFFSET, ++}; ++ ++static struct main_clk jz_clk_memory = { ++ .clk = { ++ .name = "mclk", ++ .parent = &jz_clk_pll, ++ .ops = &jz_clk_main_ops, ++ }, ++ .div_offset = JZ_CLOCK_CTRL_MDIV_OFFSET, ++}; ++ ++static struct main_clk jz_clk_high_speed_peripheral = { ++ .clk = { ++ .name = "hclk", ++ .parent = &jz_clk_pll, ++ .ops = &jz_clk_main_ops, ++ }, ++ .div_offset = JZ_CLOCK_CTRL_HDIV_OFFSET, ++}; ++ ++ ++static struct main_clk jz_clk_low_speed_peripheral = { ++ .clk = { ++ .name = "pclk", ++ .parent = &jz_clk_pll, ++ .ops = &jz_clk_main_ops, ++ }, ++ .div_offset = JZ_CLOCK_CTRL_PDIV_OFFSET, ++}; ++ ++static const struct clk_ops jz_clk_ko_ops = { ++ .enable = jz_clk_ko_enable, ++ .disable = jz_clk_ko_disable, ++ .is_enabled = jz_clk_ko_is_enabled, ++}; ++ ++static struct clk jz_clk_ko = { ++ .name = "cko", ++ .parent = &jz_clk_memory.clk, ++ .ops = &jz_clk_ko_ops, ++}; ++ ++static int jz_clk_spi_set_parent(struct clk *clk, struct clk *parent) ++{ ++ if (parent == &jz_clk_pll) ++ jz_clk_reg_set_bits(JZ_CLOCK_SPI_SRC_PLL, JZ_REG_CLOCK_SPI); ++ else if (parent == &jz_clk_ext.clk) ++ jz_clk_reg_clear_bits(JZ_CLOCK_SPI_SRC_PLL, JZ_REG_CLOCK_SPI); ++ else ++ return -EINVAL; ++ ++ clk->parent = parent; ++ ++ return 0; ++} ++ ++static int jz_clk_i2s_set_parent(struct clk *clk, struct clk *parent) ++{ ++ if (parent == &jz_clk_pll_half) ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_I2S_SRC_PLL); ++ else if (parent == &jz_clk_ext.clk) ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_I2S_SRC_PLL); ++ else ++ return -EINVAL; ++ ++ clk->parent = parent; ++ ++ return 0; ++} ++ ++static int jz_clk_udc_enable(struct clk *clk) ++{ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_SLEEP_CTRL, ++ JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC); ++ ++ return 0; ++} ++ ++static int jz_clk_udc_disable(struct clk *clk) ++{ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_SLEEP_CTRL, ++ JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC); ++ ++ return 0; ++} ++ ++static int jz_clk_udc_is_enabled(struct clk *clk) ++{ ++ return !!(jz_clk_reg_read(JZ_REG_CLOCK_SLEEP_CTRL) & ++ JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC); ++} ++ ++static int jz_clk_udc_set_parent(struct clk *clk, struct clk *parent) ++{ ++ if (parent == &jz_clk_pll_half) ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_UDC_SRC_PLL); ++ else if (parent == &jz_clk_ext.clk) ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_CTRL, JZ_CLOCK_CTRL_UDC_SRC_PLL); ++ else ++ return -EINVAL; ++ ++ clk->parent = parent; ++ ++ return 0; ++} ++ ++static int jz_clk_udc_set_rate(struct clk *clk, unsigned long rate) ++{ ++ int div; ++ ++ if (clk->parent == &jz_clk_ext.clk) ++ return -EINVAL; ++ ++ div = clk_get_rate(clk->parent) / rate - 1; ++ ++ if (div < 0) ++ div = 0; ++ else if (div > 63) ++ div = 63; ++ ++ jz_clk_reg_write_mask(JZ_REG_CLOCK_CTRL, div << JZ_CLOCK_CTRL_UDIV_OFFSET, ++ JZ_CLOCK_CTRL_UDIV_MASK); ++ return 0; ++} ++ ++static unsigned long jz_clk_udc_get_rate(struct clk *clk) ++{ ++ int div; ++ ++ if (clk->parent == &jz_clk_ext.clk) ++ return clk_get_rate(clk->parent); ++ ++ div = (jz_clk_reg_read(JZ_REG_CLOCK_CTRL) & JZ_CLOCK_CTRL_UDIV_MASK); ++ div >>= JZ_CLOCK_CTRL_UDIV_OFFSET; ++ div += 1; ++ ++ return clk_get_rate(clk->parent) / div; ++} ++ ++static unsigned long jz_clk_divided_get_rate(struct clk *clk) ++{ ++ struct divided_clk *dclk = (struct divided_clk *)clk; ++ int div; ++ ++ if (clk->parent == &jz_clk_ext.clk) ++ return clk_get_rate(clk->parent); ++ ++ div = (jz_clk_reg_read(dclk->reg) & dclk->mask) + 1; ++ ++ return clk_get_rate(clk->parent) / div; ++} ++ ++static int jz_clk_divided_set_rate(struct clk *clk, unsigned long rate) ++{ ++ struct divided_clk *dclk = (struct divided_clk *)clk; ++ int div; ++ ++ if (clk->parent == &jz_clk_ext.clk) ++ return -EINVAL; ++ ++ div = clk_get_rate(clk->parent) / rate - 1; ++ ++ if (div < 0) ++ div = 0; ++ else if (div > dclk->mask) ++ div = dclk->mask; ++ ++ jz_clk_reg_write_mask(dclk->reg, div, dclk->mask); ++ ++ return 0; ++} ++ ++static unsigned long jz_clk_ldclk_round_rate(struct clk *clk, unsigned long rate) ++{ ++ int div; ++ unsigned long parent_rate = jz_clk_pll_half_get_rate(clk->parent); ++ ++ if (rate > 150000000) ++ return 150000000; ++ ++ div = parent_rate / rate; ++ if (div < 1) ++ div = 1; ++ else if (div > 32) ++ div = 32; ++ ++ return parent_rate / div; ++} ++ ++static int jz_clk_ldclk_set_rate(struct clk *clk, unsigned long rate) ++{ ++ int div; ++ ++ if (rate > 150000000) ++ return -EINVAL; ++ ++ div = jz_clk_pll_half_get_rate(clk->parent) / rate - 1; ++ if (div < 0) ++ div = 0; ++ else if (div > 31) ++ div = 31; ++ ++ jz_clk_reg_write_mask(JZ_REG_CLOCK_CTRL, div << JZ_CLOCK_CTRL_LDIV_OFFSET, ++ JZ_CLOCK_CTRL_LDIV_MASK); ++ ++ return 0; ++} ++ ++static unsigned long jz_clk_ldclk_get_rate(struct clk *clk) ++{ ++ int div; ++ ++ div = jz_clk_reg_read(JZ_REG_CLOCK_CTRL) & JZ_CLOCK_CTRL_LDIV_MASK; ++ div >>= JZ_CLOCK_CTRL_LDIV_OFFSET; ++ ++ return jz_clk_pll_half_get_rate(clk->parent) / (div + 1); ++} ++ ++static const struct clk_ops jz_clk_ops_ld = { ++ .set_rate = jz_clk_ldclk_set_rate, ++ .get_rate = jz_clk_ldclk_get_rate, ++ .round_rate = jz_clk_ldclk_round_rate, ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++}; ++ ++static struct clk jz_clk_ld = { ++ .name = "lcd", ++ .gate_bit = JZ_CLOCK_GATE_LCD, ++ .parent = &jz_clk_pll_half, ++ .ops = &jz_clk_ops_ld, ++}; ++ ++static const struct clk_ops jz_clk_i2s_ops = { ++ .set_rate = jz_clk_divided_set_rate, ++ .get_rate = jz_clk_divided_get_rate, ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++ .set_parent = jz_clk_i2s_set_parent, ++}; ++ ++static const struct clk_ops jz_clk_spi_ops = { ++ .set_rate = jz_clk_divided_set_rate, ++ .get_rate = jz_clk_divided_get_rate, ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++ .set_parent = jz_clk_spi_set_parent, ++}; ++ ++static const struct clk_ops jz_clk_divided_ops = { ++ .set_rate = jz_clk_divided_set_rate, ++ .get_rate = jz_clk_divided_get_rate, ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++}; ++ ++static struct divided_clk jz4740_clock_divided_clks[] = { ++ [0] = { ++ .clk = { ++ .name = "i2s", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_I2S, ++ .ops = &jz_clk_i2s_ops, ++ }, ++ .reg = JZ_REG_CLOCK_I2S, ++ .mask = JZ_CLOCK_I2S_DIV_MASK, ++ }, ++ [1] = { ++ .clk = { ++ .name = "spi", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_SPI, ++ .ops = &jz_clk_spi_ops, ++ }, ++ .reg = JZ_REG_CLOCK_SPI, ++ .mask = JZ_CLOCK_SPI_DIV_MASK, ++ }, ++ [2] = { ++ .clk = { ++ .name = "lcd_pclk", ++ .parent = &jz_clk_pll_half, ++ .gate_bit = JZ4740_CLK_NOT_GATED, ++ .ops = &jz_clk_divided_ops, ++ }, ++ .reg = JZ_REG_CLOCK_LCD, ++ .mask = JZ_CLOCK_LCD_DIV_MASK, ++ }, ++ [3] = { ++ .clk = { ++ .name = "mmc", ++ .parent = &jz_clk_pll_half, ++ .gate_bit = JZ_CLOCK_GATE_MMC, ++ .ops = &jz_clk_divided_ops, ++ }, ++ .reg = JZ_REG_CLOCK_MMC, ++ .mask = JZ_CLOCK_MMC_DIV_MASK, ++ }, ++ [4] = { ++ .clk = { ++ .name = "uhc", ++ .parent = &jz_clk_pll_half, ++ .gate_bit = JZ_CLOCK_GATE_UHC, ++ .ops = &jz_clk_divided_ops, ++ }, ++ .reg = JZ_REG_CLOCK_UHC, ++ .mask = JZ_CLOCK_UHC_DIV_MASK, ++ }, ++}; ++ ++static const struct clk_ops jz_clk_udc_ops = { ++ .set_parent = jz_clk_udc_set_parent, ++ .set_rate = jz_clk_udc_set_rate, ++ .get_rate = jz_clk_udc_get_rate, ++ .enable = jz_clk_udc_enable, ++ .disable = jz_clk_udc_disable, ++ .is_enabled = jz_clk_udc_is_enabled, ++}; ++ ++static const struct clk_ops jz_clk_simple_ops = { ++ .enable = jz_clk_enable_gating, ++ .disable = jz_clk_disable_gating, ++ .is_enabled = jz_clk_is_enabled_gating, ++}; ++ ++static struct clk jz4740_clock_simple_clks[] = { ++ [0] = { ++ .name = "udc", ++ .parent = &jz_clk_ext.clk, ++ .ops = &jz_clk_udc_ops, ++ }, ++ [1] = { ++ .name = "uart0", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_UART0, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [2] = { ++ .name = "uart1", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_UART1, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [3] = { ++ .name = "dma", ++ .parent = &jz_clk_high_speed_peripheral.clk, ++ .gate_bit = JZ_CLOCK_GATE_UART0, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [4] = { ++ .name = "ipu", ++ .parent = &jz_clk_high_speed_peripheral.clk, ++ .gate_bit = JZ_CLOCK_GATE_IPU, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [5] = { ++ .name = "adc", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_ADC, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [6] = { ++ .name = "i2c", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_I2C, ++ .ops = &jz_clk_simple_ops, ++ }, ++ [7] = { ++ .name = "aic", ++ .parent = &jz_clk_ext.clk, ++ .gate_bit = JZ_CLOCK_GATE_AIC, ++ .ops = &jz_clk_simple_ops, ++ }, ++}; ++ ++static struct static_clk jz_clk_rtc = { ++ .clk = { ++ .name = "rtc", ++ .gate_bit = JZ_CLOCK_GATE_RTC, ++ .ops = &jz_clk_static_ops, ++ }, ++ .rate = 32768, ++}; ++ ++int clk_enable(struct clk *clk) ++{ ++ if (!clk->ops->enable) ++ return -EINVAL; ++ ++ return clk->ops->enable(clk); ++} ++EXPORT_SYMBOL_GPL(clk_enable); ++ ++void clk_disable(struct clk *clk) ++{ ++ if (clk->ops->disable) ++ clk->ops->disable(clk); ++} ++EXPORT_SYMBOL_GPL(clk_disable); ++ ++int clk_is_enabled(struct clk *clk) ++{ ++ if (clk->ops->is_enabled) ++ return clk->ops->is_enabled(clk); ++ ++ return 1; ++} ++ ++unsigned long clk_get_rate(struct clk *clk) ++{ ++ if (clk->ops->get_rate) ++ return clk->ops->get_rate(clk); ++ if (clk->parent) ++ return clk_get_rate(clk->parent); ++ ++ return -EINVAL; ++} ++EXPORT_SYMBOL_GPL(clk_get_rate); ++ ++int clk_set_rate(struct clk *clk, unsigned long rate) ++{ ++ if (!clk->ops->set_rate) ++ return -EINVAL; ++ return clk->ops->set_rate(clk, rate); ++} ++EXPORT_SYMBOL_GPL(clk_set_rate); ++ ++long clk_round_rate(struct clk *clk, unsigned long rate) ++{ ++ if (clk->ops->round_rate) ++ return clk->ops->round_rate(clk, rate); ++ ++ return -EINVAL; ++} ++EXPORT_SYMBOL_GPL(clk_round_rate); ++ ++int clk_set_parent(struct clk *clk, struct clk *parent) ++{ ++ int ret; ++ int enabled; ++ ++ if (!clk->ops->set_parent) ++ return -EINVAL; ++ ++ enabled = clk_is_enabled(clk); ++ if (enabled) ++ clk_disable(clk); ++ ret = clk->ops->set_parent(clk, parent); ++ if (enabled) ++ clk_enable(clk); ++ ++ jz4740_clock_debugfs_update_parent(clk); ++ ++ return ret; ++} ++EXPORT_SYMBOL_GPL(clk_set_parent); ++ ++struct clk *clk_get(struct device *dev, const char *name) ++{ ++ struct clk *clk; ++ ++ list_for_each_entry(clk, &jz_clocks, list) { ++ if (strcmp(clk->name, name) == 0) ++ return clk; ++ } ++ return ERR_PTR(-ENXIO); ++} ++EXPORT_SYMBOL_GPL(clk_get); ++ ++void clk_put(struct clk *clk) ++{ ++} ++EXPORT_SYMBOL_GPL(clk_put); ++ ++static inline void clk_add(struct clk *clk) ++{ ++ list_add_tail(&clk->list, &jz_clocks); ++ ++ jz4740_clock_debugfs_add_clk(clk); ++} ++ ++static void clk_register_clks(void) ++{ ++ size_t i; ++ ++ clk_add(&jz_clk_ext.clk); ++ clk_add(&jz_clk_pll); ++ clk_add(&jz_clk_pll_half); ++ clk_add(&jz_clk_cpu.clk); ++ clk_add(&jz_clk_high_speed_peripheral.clk); ++ clk_add(&jz_clk_low_speed_peripheral.clk); ++ clk_add(&jz_clk_ko); ++ clk_add(&jz_clk_ld); ++ clk_add(&jz_clk_rtc.clk); ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_clock_divided_clks); ++i) ++ clk_add(&jz4740_clock_divided_clks[i].clk); ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_clock_simple_clks); ++i) ++ clk_add(&jz4740_clock_simple_clks[i]); ++} ++ ++void jz4740_clock_set_wait_mode(enum jz4740_wait_mode mode) ++{ ++ switch (mode) { ++ case JZ4740_WAIT_MODE_IDLE: ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_LOW_POWER, JZ_CLOCK_LOW_POWER_MODE_SLEEP); ++ break; ++ case JZ4740_WAIT_MODE_SLEEP: ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_LOW_POWER, JZ_CLOCK_LOW_POWER_MODE_SLEEP); ++ break; ++ } ++} ++ ++void jz4740_clock_udc_disable_auto_suspend(void) ++{ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_GATE, JZ_CLOCK_GATE_UDC); ++} ++EXPORT_SYMBOL_GPL(jz4740_clock_udc_disable_auto_suspend); ++ ++void jz4740_clock_udc_enable_auto_suspend(void) ++{ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_GATE, JZ_CLOCK_GATE_UDC); ++} ++EXPORT_SYMBOL_GPL(jz4740_clock_udc_enable_auto_suspend); ++ ++void jz4740_clock_suspend(void) ++{ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_GATE, ++ JZ_CLOCK_GATE_TCU | JZ_CLOCK_GATE_DMAC | JZ_CLOCK_GATE_UART0); ++ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_PLL, JZ_CLOCK_PLL_ENABLED); ++} ++ ++void jz4740_clock_resume(void) ++{ ++ uint32_t pll; ++ ++ jz_clk_reg_set_bits(JZ_REG_CLOCK_PLL, JZ_CLOCK_PLL_ENABLED); ++ ++ do { ++ pll = jz_clk_reg_read(JZ_REG_CLOCK_PLL); ++ } while (!(pll & JZ_CLOCK_PLL_STABLE)); ++ ++ jz_clk_reg_clear_bits(JZ_REG_CLOCK_GATE, ++ JZ_CLOCK_GATE_TCU | JZ_CLOCK_GATE_DMAC | JZ_CLOCK_GATE_UART0); ++} ++ ++static int jz4740_clock_init(void) ++{ ++ uint32_t val; ++ ++ jz_clock_base = ioremap(JZ4740_CPM_BASE_ADDR, 0x100); ++ if (!jz_clock_base) ++ return -EBUSY; ++ ++ spin_lock_init(&jz_clock_lock); ++ ++ jz_clk_ext.rate = jz4740_clock_bdata.ext_rate; ++ jz_clk_rtc.rate = jz4740_clock_bdata.rtc_rate; ++ ++ val = jz_clk_reg_read(JZ_REG_CLOCK_SPI); ++ ++ if (val & JZ_CLOCK_SPI_SRC_PLL) ++ jz4740_clock_divided_clks[1].clk.parent = &jz_clk_pll_half; ++ ++ val = jz_clk_reg_read(JZ_REG_CLOCK_CTRL); ++ ++ if (val & JZ_CLOCK_CTRL_I2S_SRC_PLL) ++ jz4740_clock_divided_clks[0].clk.parent = &jz_clk_pll_half; ++ ++ if (val & JZ_CLOCK_CTRL_UDC_SRC_PLL) ++ jz4740_clock_simple_clks[0].parent = &jz_clk_pll_half; ++ ++ jz4740_clock_debugfs_init(); ++ ++ clk_register_clks(); ++ ++ return 0; ++} ++arch_initcall(jz4740_clock_init); +--- /dev/null ++++ b/arch/mips/jz4740/clock.h +@@ -0,0 +1,76 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC clock support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __MIPS_JZ4740_CLOCK_H__ ++#define __MIPS_JZ4740_CLOCK_H__ ++ ++#include <linux/list.h> ++ ++struct jz4740_clock_board_data { ++ unsigned long ext_rate; ++ unsigned long rtc_rate; ++}; ++ ++extern struct jz4740_clock_board_data jz4740_clock_bdata; ++ ++void jz4740_clock_suspend(void); ++void jz4740_clock_resume(void); ++ ++struct clk; ++ ++struct clk_ops { ++ unsigned long (*get_rate)(struct clk *clk); ++ unsigned long (*round_rate)(struct clk *clk, unsigned long rate); ++ int (*set_rate)(struct clk *clk, unsigned long rate); ++ int (*enable)(struct clk *clk); ++ int (*disable)(struct clk *clk); ++ int (*is_enabled)(struct clk *clk); ++ ++ int (*set_parent)(struct clk *clk, struct clk *parent); ++ ++}; ++ ++struct clk { ++ const char *name; ++ struct clk *parent; ++ ++ uint32_t gate_bit; ++ ++ const struct clk_ops *ops; ++ ++ struct list_head list; ++ ++#ifdef CONFIG_DEBUG_FS ++ struct dentry *debugfs_entry; ++ struct dentry *debugfs_parent_entry; ++#endif ++ ++}; ++ ++#define JZ4740_CLK_NOT_GATED ((uint32_t)-1) ++ ++int clk_is_enabled(struct clk *clk); ++ ++#ifdef CONFIG_DEBUG_FS ++void jz4740_clock_debugfs_init(void); ++void jz4740_clock_debugfs_add_clk(struct clk *clk); ++void jz4740_clock_debugfs_update_parent(struct clk *clk); ++#else ++static inline void jz4740_clock_debugfs_init(void) {}; ++static inline void jz4740_clock_debugfs_add_clk(struct clk *clk) {}; ++static inline void jz4740_clock_debugfs_update_parent(struct clk *clk) {}; ++#endif ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/004-irq.patch b/target/linux/xburst/patches-2.6.35/004-irq.patch new file mode 100644 index 0000000..daed91b --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/004-irq.patch @@ -0,0 +1,275 @@ +From f6a9c8215a4553357b8a1939fafb2d6dfbacf944 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:08:43 +0000 +Subject: [PATCH] MIPS: JZ4740: Add IRQ handler code + +Add support for IRQ handling on a JZ4740 SoC. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1465/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/irq.h | 57 +++++++++++ + arch/mips/jz4740/irq.c | 167 +++++++++++++++++++++++++++++++ + arch/mips/jz4740/irq.h | 21 ++++ + 3 files changed, 245 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/irq.h + create mode 100644 arch/mips/jz4740/irq.c + create mode 100644 arch/mips/jz4740/irq.h + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/irq.h +@@ -0,0 +1,57 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 IRQ definitions ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_MACH_JZ4740_IRQ_H__ ++#define __ASM_MACH_JZ4740_IRQ_H__ ++ ++#define MIPS_CPU_IRQ_BASE 0 ++#define JZ4740_IRQ_BASE 8 ++ ++/* 1st-level interrupts */ ++#define JZ4740_IRQ(x) (JZ4740_IRQ_BASE + (x)) ++#define JZ4740_IRQ_I2C JZ4740_IRQ(1) ++#define JZ4740_IRQ_UHC JZ4740_IRQ(3) ++#define JZ4740_IRQ_UART1 JZ4740_IRQ(8) ++#define JZ4740_IRQ_UART0 JZ4740_IRQ(9) ++#define JZ4740_IRQ_SADC JZ4740_IRQ(12) ++#define JZ4740_IRQ_MSC JZ4740_IRQ(14) ++#define JZ4740_IRQ_RTC JZ4740_IRQ(15) ++#define JZ4740_IRQ_SSI JZ4740_IRQ(16) ++#define JZ4740_IRQ_CIM JZ4740_IRQ(17) ++#define JZ4740_IRQ_AIC JZ4740_IRQ(18) ++#define JZ4740_IRQ_ETH JZ4740_IRQ(19) ++#define JZ4740_IRQ_DMAC JZ4740_IRQ(20) ++#define JZ4740_IRQ_TCU2 JZ4740_IRQ(21) ++#define JZ4740_IRQ_TCU1 JZ4740_IRQ(22) ++#define JZ4740_IRQ_TCU0 JZ4740_IRQ(23) ++#define JZ4740_IRQ_UDC JZ4740_IRQ(24) ++#define JZ4740_IRQ_GPIO3 JZ4740_IRQ(25) ++#define JZ4740_IRQ_GPIO2 JZ4740_IRQ(26) ++#define JZ4740_IRQ_GPIO1 JZ4740_IRQ(27) ++#define JZ4740_IRQ_GPIO0 JZ4740_IRQ(28) ++#define JZ4740_IRQ_IPU JZ4740_IRQ(29) ++#define JZ4740_IRQ_LCD JZ4740_IRQ(30) ++ ++/* 2nd-level interrupts */ ++#define JZ4740_IRQ_DMA(x) (JZ4740_IRQ(32) + (X)) ++ ++#define JZ4740_IRQ_INTC_GPIO(x) (JZ4740_IRQ_GPIO0 - (x)) ++#define JZ4740_IRQ_GPIO(x) (JZ4740_IRQ(48) + (x)) ++ ++#define JZ4740_IRQ_ADC_BASE JZ4740_IRQ(176) ++ ++#define NR_IRQS (JZ4740_IRQ_ADC_BASE + 6) ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/irq.c +@@ -0,0 +1,167 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform IRQ support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/errno.h> ++#include <linux/init.h> ++#include <linux/types.h> ++#include <linux/interrupt.h> ++#include <linux/ioport.h> ++#include <linux/timex.h> ++#include <linux/slab.h> ++#include <linux/delay.h> ++ ++#include <linux/debugfs.h> ++#include <linux/seq_file.h> ++ ++#include <asm/io.h> ++#include <asm/mipsregs.h> ++#include <asm/irq_cpu.h> ++ ++#include <asm/mach-jz4740/base.h> ++ ++static void __iomem *jz_intc_base; ++static uint32_t jz_intc_wakeup; ++static uint32_t jz_intc_saved; ++ ++#define JZ_REG_INTC_STATUS 0x00 ++#define JZ_REG_INTC_MASK 0x04 ++#define JZ_REG_INTC_SET_MASK 0x08 ++#define JZ_REG_INTC_CLEAR_MASK 0x0c ++#define JZ_REG_INTC_PENDING 0x10 ++ ++#define IRQ_BIT(x) BIT((x) - JZ4740_IRQ_BASE) ++ ++static void intc_irq_unmask(unsigned int irq) ++{ ++ writel(IRQ_BIT(irq), jz_intc_base + JZ_REG_INTC_CLEAR_MASK); ++} ++ ++static void intc_irq_mask(unsigned int irq) ++{ ++ writel(IRQ_BIT(irq), jz_intc_base + JZ_REG_INTC_SET_MASK); ++} ++ ++static int intc_irq_set_wake(unsigned int irq, unsigned int on) ++{ ++ if (on) ++ jz_intc_wakeup |= IRQ_BIT(irq); ++ else ++ jz_intc_wakeup &= ~IRQ_BIT(irq); ++ ++ return 0; ++} ++ ++static struct irq_chip intc_irq_type = { ++ .name = "INTC", ++ .mask = intc_irq_mask, ++ .mask_ack = intc_irq_mask, ++ .unmask = intc_irq_unmask, ++ .set_wake = intc_irq_set_wake, ++}; ++ ++static irqreturn_t jz4740_cascade(int irq, void *data) ++{ ++ uint32_t irq_reg; ++ ++ irq_reg = readl(jz_intc_base + JZ_REG_INTC_PENDING); ++ ++ if (irq_reg) ++ generic_handle_irq(__fls(irq_reg) + JZ4740_IRQ_BASE); ++ ++ return IRQ_HANDLED; ++} ++ ++static struct irqaction jz4740_cascade_action = { ++ .handler = jz4740_cascade, ++ .name = "JZ4740 cascade interrupt", ++}; ++ ++void __init arch_init_irq(void) ++{ ++ int i; ++ mips_cpu_irq_init(); ++ ++ jz_intc_base = ioremap(JZ4740_INTC_BASE_ADDR, 0x14); ++ ++ for (i = JZ4740_IRQ_BASE; i < JZ4740_IRQ_BASE + 32; i++) { ++ intc_irq_mask(i); ++ set_irq_chip_and_handler(i, &intc_irq_type, handle_level_irq); ++ } ++ ++ setup_irq(2, &jz4740_cascade_action); ++} ++ ++asmlinkage void plat_irq_dispatch(void) ++{ ++ unsigned int pending = read_c0_status() & read_c0_cause() & ST0_IM; ++ if (pending & STATUSF_IP2) ++ do_IRQ(2); ++ else if (pending & STATUSF_IP3) ++ do_IRQ(3); ++ else ++ spurious_interrupt(); ++} ++ ++void jz4740_intc_suspend(void) ++{ ++ jz_intc_saved = readl(jz_intc_base + JZ_REG_INTC_MASK); ++ writel(~jz_intc_wakeup, jz_intc_base + JZ_REG_INTC_SET_MASK); ++ writel(jz_intc_wakeup, jz_intc_base + JZ_REG_INTC_CLEAR_MASK); ++} ++ ++void jz4740_intc_resume(void) ++{ ++ writel(~jz_intc_saved, jz_intc_base + JZ_REG_INTC_CLEAR_MASK); ++ writel(jz_intc_saved, jz_intc_base + JZ_REG_INTC_SET_MASK); ++} ++ ++#ifdef CONFIG_DEBUG_FS ++ ++static inline void intc_seq_reg(struct seq_file *s, const char *name, ++ unsigned int reg) ++{ ++ seq_printf(s, "%s:\t\t%08x\n", name, readl(jz_intc_base + reg)); ++} ++ ++static int intc_regs_show(struct seq_file *s, void *unused) ++{ ++ intc_seq_reg(s, "Status", JZ_REG_INTC_STATUS); ++ intc_seq_reg(s, "Mask", JZ_REG_INTC_MASK); ++ intc_seq_reg(s, "Pending", JZ_REG_INTC_PENDING); ++ ++ return 0; ++} ++ ++static int intc_regs_open(struct inode *inode, struct file *file) ++{ ++ return single_open(file, intc_regs_show, NULL); ++} ++ ++static const struct file_operations intc_regs_operations = { ++ .open = intc_regs_open, ++ .read = seq_read, ++ .llseek = seq_lseek, ++ .release = single_release, ++}; ++ ++static int __init intc_debugfs_init(void) ++{ ++ (void) debugfs_create_file("jz_regs_intc", S_IFREG | S_IRUGO, ++ NULL, NULL, &intc_regs_operations); ++ return 0; ++} ++subsys_initcall(intc_debugfs_init); ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/irq.h +@@ -0,0 +1,21 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __MIPS_JZ4740_IRQ_H__ ++#define __MIPS_JZ4740_IRQ_H__ ++ ++extern void jz4740_intc_suspend(void); ++extern void jz4740_intc_resume(void); ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/005-timer.patch b/target/linux/xburst/patches-2.6.35/005-timer.patch new file mode 100644 index 0000000..2e117de --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/005-timer.patch @@ -0,0 +1,238 @@ +From ad817ad0a57d0fa6041071395d4cf0d2e9a44635 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:09 +0000 +Subject: [PATCH] MIPS: JZ4740: Add timer support + +Add support for the timer/counter unit on a JZ4740 SoC. This code is used +as a common base for the JZ4740 clocksource/clockevent implementation and +PWM support. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1396/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/timer.h | 22 +++++ + arch/mips/jz4740/timer.c | 48 ++++++++++ + arch/mips/jz4740/timer.h | 136 +++++++++++++++++++++++++++++ + 3 files changed, 206 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/timer.h + create mode 100644 arch/mips/jz4740/timer.c + create mode 100644 arch/mips/jz4740/timer.h + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/timer.h +@@ -0,0 +1,22 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform timer support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_MACH_JZ4740_TIMER ++#define __ASM_MACH_JZ4740_TIMER ++ ++void jz4740_timer_enable_watchdog(void); ++void jz4740_timer_disable_watchdog(void); ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/timer.c +@@ -0,0 +1,48 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform timer support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/io.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++ ++#include "timer.h" ++ ++#include <asm/mach-jz4740/base.h> ++ ++void __iomem *jz4740_timer_base; ++ ++void jz4740_timer_enable_watchdog(void) ++{ ++ writel(BIT(16), jz4740_timer_base + JZ_REG_TIMER_STOP_CLEAR); ++} ++ ++void jz4740_timer_disable_watchdog(void) ++{ ++ writel(BIT(16), jz4740_timer_base + JZ_REG_TIMER_STOP_SET); ++} ++ ++void __init jz4740_timer_init(void) ++{ ++ jz4740_timer_base = ioremap(JZ4740_TCU_BASE_ADDR, 0x100); ++ ++ if (!jz4740_timer_base) ++ panic("Failed to ioremap timer registers"); ++ ++ /* Disable all timer clocks except for those used as system timers */ ++ writel(0x000100fc, jz4740_timer_base + JZ_REG_TIMER_STOP_SET); ++ ++ /* Timer irqs are unmasked by default, mask them */ ++ writel(0x00ff00ff, jz4740_timer_base + JZ_REG_TIMER_MASK_SET); ++} +--- /dev/null ++++ b/arch/mips/jz4740/timer.h +@@ -0,0 +1,136 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform timer support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __MIPS_JZ4740_TIMER_H__ ++#define __MIPS_JZ4740_TIMER_H__ ++ ++#include <linux/module.h> ++#include <linux/io.h> ++ ++#define JZ_REG_TIMER_STOP 0x0C ++#define JZ_REG_TIMER_STOP_SET 0x1C ++#define JZ_REG_TIMER_STOP_CLEAR 0x2C ++#define JZ_REG_TIMER_ENABLE 0x00 ++#define JZ_REG_TIMER_ENABLE_SET 0x04 ++#define JZ_REG_TIMER_ENABLE_CLEAR 0x08 ++#define JZ_REG_TIMER_FLAG 0x10 ++#define JZ_REG_TIMER_FLAG_SET 0x14 ++#define JZ_REG_TIMER_FLAG_CLEAR 0x18 ++#define JZ_REG_TIMER_MASK 0x20 ++#define JZ_REG_TIMER_MASK_SET 0x24 ++#define JZ_REG_TIMER_MASK_CLEAR 0x28 ++ ++#define JZ_REG_TIMER_DFR(x) (((x) * 0x10) + 0x30) ++#define JZ_REG_TIMER_DHR(x) (((x) * 0x10) + 0x34) ++#define JZ_REG_TIMER_CNT(x) (((x) * 0x10) + 0x38) ++#define JZ_REG_TIMER_CTRL(x) (((x) * 0x10) + 0x3C) ++ ++#define JZ_TIMER_IRQ_HALF(x) BIT((x) + 0x10) ++#define JZ_TIMER_IRQ_FULL(x) BIT(x) ++ ++#define JZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN BIT(9) ++#define JZ_TIMER_CTRL_PWM_ACTIVE_LOW BIT(8) ++#define JZ_TIMER_CTRL_PWM_ENABLE BIT(7) ++#define JZ_TIMER_CTRL_PRESCALE_MASK 0x1c ++#define JZ_TIMER_CTRL_PRESCALE_OFFSET 0x3 ++#define JZ_TIMER_CTRL_PRESCALE_1 (0 << 3) ++#define JZ_TIMER_CTRL_PRESCALE_4 (1 << 3) ++#define JZ_TIMER_CTRL_PRESCALE_16 (2 << 3) ++#define JZ_TIMER_CTRL_PRESCALE_64 (3 << 3) ++#define JZ_TIMER_CTRL_PRESCALE_256 (4 << 3) ++#define JZ_TIMER_CTRL_PRESCALE_1024 (5 << 3) ++ ++#define JZ_TIMER_CTRL_PRESCALER(x) ((x) << JZ_TIMER_CTRL_PRESCALE_OFFSET) ++ ++#define JZ_TIMER_CTRL_SRC_EXT BIT(2) ++#define JZ_TIMER_CTRL_SRC_RTC BIT(1) ++#define JZ_TIMER_CTRL_SRC_PCLK BIT(0) ++ ++extern void __iomem *jz4740_timer_base; ++void __init jz4740_timer_init(void); ++ ++static inline void jz4740_timer_stop(unsigned int timer) ++{ ++ writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_SET); ++} ++ ++static inline void jz4740_timer_start(unsigned int timer) ++{ ++ writel(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_STOP_CLEAR); ++} ++ ++static inline bool jz4740_timer_is_enabled(unsigned int timer) ++{ ++ return readb(jz4740_timer_base + JZ_REG_TIMER_ENABLE) & BIT(timer); ++} ++ ++static inline void jz4740_timer_enable(unsigned int timer) ++{ ++ writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_SET); ++} ++ ++static inline void jz4740_timer_disable(unsigned int timer) ++{ ++ writeb(BIT(timer), jz4740_timer_base + JZ_REG_TIMER_ENABLE_CLEAR); ++} ++ ++ ++static inline void jz4740_timer_set_period(unsigned int timer, uint16_t period) ++{ ++ writew(period, jz4740_timer_base + JZ_REG_TIMER_DFR(timer)); ++} ++ ++static inline void jz4740_timer_set_duty(unsigned int timer, uint16_t duty) ++{ ++ writew(duty, jz4740_timer_base + JZ_REG_TIMER_DHR(timer)); ++} ++ ++static inline void jz4740_timer_set_count(unsigned int timer, uint16_t count) ++{ ++ writew(count, jz4740_timer_base + JZ_REG_TIMER_CNT(timer)); ++} ++ ++static inline uint16_t jz4740_timer_get_count(unsigned int timer) ++{ ++ return readw(jz4740_timer_base + JZ_REG_TIMER_CNT(timer)); ++} ++ ++static inline void jz4740_timer_ack_full(unsigned int timer) ++{ ++ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR); ++} ++ ++static inline void jz4740_timer_irq_full_enable(unsigned int timer) ++{ ++ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_FLAG_CLEAR); ++ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_CLEAR); ++} ++ ++static inline void jz4740_timer_irq_full_disable(unsigned int timer) ++{ ++ writel(JZ_TIMER_IRQ_FULL(timer), jz4740_timer_base + JZ_REG_TIMER_MASK_SET); ++} ++ ++static inline void jz4740_timer_set_ctrl(unsigned int timer, uint16_t ctrl) ++{ ++ writew(ctrl, jz4740_timer_base + JZ_REG_TIMER_CTRL(timer)); ++} ++ ++static inline uint16_t jz4740_timer_get_ctrl(unsigned int timer) ++{ ++ return readw(jz4740_timer_base + JZ_REG_TIMER_CTRL(timer)); ++} ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/006-clocksource.patch b/target/linux/xburst/patches-2.6.35/006-clocksource.patch new file mode 100644 index 0000000..dfb31c1 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/006-clocksource.patch @@ -0,0 +1,165 @@ +From ebf176a38105200dca51a96ad1535c8d56235653 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:10 +0000 +Subject: [PATCH] MIPS: JZ4740: Add clocksource/clockevent support. + +Add clocksource and clockevent support for the timer/counter unit on +JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1397/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/time.c | 144 +++++++++++++++++++++++++++++++++++++++++++++++ + 1 files changed, 144 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/time.c + +--- /dev/null ++++ b/arch/mips/jz4740/time.c +@@ -0,0 +1,144 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform time support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/time.h> ++ ++#include <linux/clockchips.h> ++ ++#include <asm/mach-jz4740/irq.h> ++#include <asm/time.h> ++ ++#include "clock.h" ++#include "timer.h" ++ ++#define TIMER_CLOCKEVENT 0 ++#define TIMER_CLOCKSOURCE 1 ++ ++static uint16_t jz4740_jiffies_per_tick; ++ ++static cycle_t jz4740_clocksource_read(struct clocksource *cs) ++{ ++ return jz4740_timer_get_count(TIMER_CLOCKSOURCE); ++} ++ ++static struct clocksource jz4740_clocksource = { ++ .name = "jz4740-timer", ++ .rating = 200, ++ .read = jz4740_clocksource_read, ++ .mask = CLOCKSOURCE_MASK(16), ++ .flags = CLOCK_SOURCE_IS_CONTINUOUS, ++}; ++ ++static irqreturn_t jz4740_clockevent_irq(int irq, void *devid) ++{ ++ struct clock_event_device *cd = devid; ++ ++ jz4740_timer_ack_full(TIMER_CLOCKEVENT); ++ ++ if (cd->mode != CLOCK_EVT_MODE_PERIODIC) ++ jz4740_timer_disable(TIMER_CLOCKEVENT); ++ ++ cd->event_handler(cd); ++ ++ return IRQ_HANDLED; ++} ++ ++static void jz4740_clockevent_set_mode(enum clock_event_mode mode, ++ struct clock_event_device *cd) ++{ ++ switch (mode) { ++ case CLOCK_EVT_MODE_PERIODIC: ++ jz4740_timer_set_count(TIMER_CLOCKEVENT, 0); ++ jz4740_timer_set_period(TIMER_CLOCKEVENT, jz4740_jiffies_per_tick); ++ case CLOCK_EVT_MODE_RESUME: ++ jz4740_timer_irq_full_enable(TIMER_CLOCKEVENT); ++ jz4740_timer_enable(TIMER_CLOCKEVENT); ++ break; ++ case CLOCK_EVT_MODE_ONESHOT: ++ case CLOCK_EVT_MODE_SHUTDOWN: ++ jz4740_timer_disable(TIMER_CLOCKEVENT); ++ break; ++ default: ++ break; ++ } ++} ++ ++static int jz4740_clockevent_set_next(unsigned long evt, ++ struct clock_event_device *cd) ++{ ++ jz4740_timer_set_count(TIMER_CLOCKEVENT, 0); ++ jz4740_timer_set_period(TIMER_CLOCKEVENT, evt); ++ jz4740_timer_enable(TIMER_CLOCKEVENT); ++ ++ return 0; ++} ++ ++static struct clock_event_device jz4740_clockevent = { ++ .name = "jz4740-timer", ++ .features = CLOCK_EVT_FEAT_PERIODIC, ++ .set_next_event = jz4740_clockevent_set_next, ++ .set_mode = jz4740_clockevent_set_mode, ++ .rating = 200, ++ .irq = JZ4740_IRQ_TCU0, ++}; ++ ++static struct irqaction timer_irqaction = { ++ .handler = jz4740_clockevent_irq, ++ .flags = IRQF_PERCPU | IRQF_TIMER, ++ .name = "jz4740-timerirq", ++ .dev_id = &jz4740_clockevent, ++}; ++ ++void __init plat_time_init(void) ++{ ++ int ret; ++ uint32_t clk_rate; ++ uint16_t ctrl; ++ ++ jz4740_timer_init(); ++ ++ clk_rate = jz4740_clock_bdata.ext_rate >> 4; ++ jz4740_jiffies_per_tick = DIV_ROUND_CLOSEST(clk_rate, HZ); ++ ++ clockevent_set_clock(&jz4740_clockevent, clk_rate); ++ jz4740_clockevent.min_delta_ns = clockevent_delta2ns(100, &jz4740_clockevent); ++ jz4740_clockevent.max_delta_ns = clockevent_delta2ns(0xffff, &jz4740_clockevent); ++ jz4740_clockevent.cpumask = cpumask_of(0); ++ ++ clockevents_register_device(&jz4740_clockevent); ++ ++ clocksource_set_clock(&jz4740_clocksource, clk_rate); ++ ret = clocksource_register(&jz4740_clocksource); ++ ++ if (ret) ++ printk(KERN_ERR "Failed to register clocksource: %d\n", ret); ++ ++ setup_irq(JZ4740_IRQ_TCU0, &timer_irqaction); ++ ++ ctrl = JZ_TIMER_CTRL_PRESCALE_16 | JZ_TIMER_CTRL_SRC_EXT; ++ ++ jz4740_timer_set_ctrl(TIMER_CLOCKEVENT, ctrl); ++ jz4740_timer_set_ctrl(TIMER_CLOCKSOURCE, ctrl); ++ ++ jz4740_timer_set_period(TIMER_CLOCKEVENT, jz4740_jiffies_per_tick); ++ jz4740_timer_irq_full_enable(TIMER_CLOCKEVENT); ++ ++ jz4740_timer_set_period(TIMER_CLOCKSOURCE, 0xffff); ++ ++ jz4740_timer_enable(TIMER_CLOCKEVENT); ++ jz4740_timer_enable(TIMER_CLOCKSOURCE); ++} diff --git a/target/linux/xburst/patches-2.6.35/007-power-management.patch b/target/linux/xburst/patches-2.6.35/007-power-management.patch new file mode 100644 index 0000000..f69fce3 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/007-power-management.patch @@ -0,0 +1,171 @@ +From 0c5476ab44aaffafcdce4885f09e86b300eb2241 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:11 +0000 +Subject: [PATCH] MIPS: JZ4740: Add power-management and system reset support + +Add support for suspend/resume and poweroff/reboot on a JZ4740 SoC. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1398/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/pm.c | 56 ++++++++++++++++++++++++++++++++ + arch/mips/jz4740/reset.c | 79 ++++++++++++++++++++++++++++++++++++++++++++++ + arch/mips/jz4740/reset.h | 6 +++ + 3 files changed, 141 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/pm.c + create mode 100644 arch/mips/jz4740/reset.c + create mode 100644 arch/mips/jz4740/reset.h + +--- /dev/null ++++ b/arch/mips/jz4740/pm.c +@@ -0,0 +1,56 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC power management support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/init.h> ++#include <linux/pm.h> ++#include <linux/delay.h> ++#include <linux/suspend.h> ++ ++#include <asm/mach-jz4740/clock.h> ++ ++#include "clock.h" ++#include "irq.h" ++ ++static int jz4740_pm_enter(suspend_state_t state) ++{ ++ jz4740_intc_suspend(); ++ jz4740_clock_suspend(); ++ ++ jz4740_clock_set_wait_mode(JZ4740_WAIT_MODE_SLEEP); ++ ++ __asm__(".set\tmips3\n\t" ++ "wait\n\t" ++ ".set\tmips0"); ++ ++ jz4740_clock_set_wait_mode(JZ4740_WAIT_MODE_IDLE); ++ ++ jz4740_clock_resume(); ++ jz4740_intc_resume(); ++ ++ return 0; ++} ++ ++static struct platform_suspend_ops jz4740_pm_ops = { ++ .valid = suspend_valid_only_mem, ++ .enter = jz4740_pm_enter, ++}; ++ ++static int __init jz4740_pm_init(void) ++{ ++ suspend_set_ops(&jz4740_pm_ops); ++ return 0; ++ ++} ++late_initcall(jz4740_pm_init); +--- /dev/null ++++ b/arch/mips/jz4740/reset.c +@@ -0,0 +1,79 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/io.h> ++#include <linux/kernel.h> ++#include <linux/pm.h> ++ ++#include <asm/reboot.h> ++ ++#include <asm/mach-jz4740/base.h> ++#include <asm/mach-jz4740/timer.h> ++ ++static void jz4740_halt(void) ++{ ++ while (1) { ++ __asm__(".set push;\n" ++ ".set mips3;\n" ++ "wait;\n" ++ ".set pop;\n" ++ ); ++ } ++} ++ ++#define JZ_REG_WDT_DATA 0x00 ++#define JZ_REG_WDT_COUNTER_ENABLE 0x04 ++#define JZ_REG_WDT_COUNTER 0x08 ++#define JZ_REG_WDT_CTRL 0x0c ++ ++static void jz4740_restart(char *command) ++{ ++ void __iomem *wdt_base = ioremap(JZ4740_WDT_BASE_ADDR, 0x0f); ++ ++ jz4740_timer_enable_watchdog(); ++ ++ writeb(0, wdt_base + JZ_REG_WDT_COUNTER_ENABLE); ++ ++ writew(0, wdt_base + JZ_REG_WDT_COUNTER); ++ writew(0, wdt_base + JZ_REG_WDT_DATA); ++ writew(BIT(2), wdt_base + JZ_REG_WDT_CTRL); ++ ++ writeb(1, wdt_base + JZ_REG_WDT_COUNTER_ENABLE); ++ jz4740_halt(); ++} ++ ++#define JZ_REG_RTC_CTRL 0x00 ++#define JZ_REG_RTC_HIBERNATE 0x20 ++ ++#define JZ_RTC_CTRL_WRDY BIT(7) ++ ++static void jz4740_power_off(void) ++{ ++ void __iomem *rtc_base = ioremap(JZ4740_RTC_BASE_ADDR, 0x24); ++ uint32_t ctrl; ++ ++ do { ++ ctrl = readl(rtc_base + JZ_REG_RTC_CTRL); ++ } while (!(ctrl & JZ_RTC_CTRL_WRDY)); ++ ++ writel(1, rtc_base + JZ_REG_RTC_HIBERNATE); ++ jz4740_halt(); ++} ++ ++void jz4740_reset_init(void) ++{ ++ _machine_restart = jz4740_restart; ++ _machine_halt = jz4740_halt; ++ pm_power_off = jz4740_power_off; ++} +--- /dev/null ++++ b/arch/mips/jz4740/reset.h +@@ -0,0 +1,6 @@ ++#ifndef __MIPS_JZ4740_RESET_H__ ++#define __MIPS_JZ4740_RESET_H__ ++ ++extern void jz4740_reset_init(void); ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/008-setup.patch b/target/linux/xburst/patches-2.6.35/008-setup.patch new file mode 100644 index 0000000..6cef611 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/008-setup.patch @@ -0,0 +1,49 @@ +From 05e8cc3590af4f29d48346e626b980741d480f77 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:12 +0000 +Subject: [PATCH] MIPS: JZ4740: Add setup code + +Add plat_mem_setup and get_system_type for JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1399/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/setup.c | 29 +++++++++++++++++++++++++++++ + 1 files changed, 29 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/setup.c + +--- /dev/null ++++ b/arch/mips/jz4740/setup.c +@@ -0,0 +1,29 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 setup code ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/init.h> ++#include <linux/kernel.h> ++ ++#include "reset.h" ++ ++void __init plat_mem_setup(void) ++{ ++ jz4740_reset_init(); ++} ++ ++const char *get_system_type(void) ++{ ++ return "JZ4740"; ++} diff --git a/target/linux/xburst/patches-2.6.35/009-gpio.patch b/target/linux/xburst/patches-2.6.35/009-gpio.patch new file mode 100644 index 0000000..bff76fd --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/009-gpio.patch @@ -0,0 +1,1027 @@ +From 9b2439903f4015233930ddab5b99b34c622c4876 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:11:19 +0000 +Subject: [PATCH] MIPS: JZ4740: Add GPIO support + +Add gpiolib support for JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1467/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/gpio.h | 398 ++++++++++++++++++++ + arch/mips/jz4740/gpio.c | 604 ++++++++++++++++++++++++++++++ + 2 files changed, 1002 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/gpio.h + create mode 100644 arch/mips/jz4740/gpio.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/gpio.h +@@ -0,0 +1,398 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 GPIO pin definitions ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef _JZ_GPIO_H ++#define _JZ_GPIO_H ++ ++#include <linux/types.h> ++ ++enum jz_gpio_function { ++ JZ_GPIO_FUNC_NONE, ++ JZ_GPIO_FUNC1, ++ JZ_GPIO_FUNC2, ++ JZ_GPIO_FUNC3, ++}; ++ ++ ++/* ++ Usually a driver for a SoC component has to request several gpio pins and ++ configure them as funcion pins. ++ jz_gpio_bulk_request can be used to ease this process. ++ Usually one would do something like: ++ ++ const static struct jz_gpio_bulk_request i2c_pins[] = { ++ JZ_GPIO_BULK_PIN(I2C_SDA), ++ JZ_GPIO_BULK_PIN(I2C_SCK), ++ }; ++ ++ inside the probe function: ++ ++ ret = jz_gpio_bulk_request(i2c_pins, ARRAY_SIZE(i2c_pins)); ++ if (ret) { ++ ... ++ ++ inside the remove function: ++ ++ jz_gpio_bulk_free(i2c_pins, ARRAY_SIZE(i2c_pins)); ++ ++ ++*/ ++struct jz_gpio_bulk_request { ++ int gpio; ++ const char *name; ++ enum jz_gpio_function function; ++}; ++ ++#define JZ_GPIO_BULK_PIN(pin) { \ ++ .gpio = JZ_GPIO_ ## pin, \ ++ .name = #pin, \ ++ .function = JZ_GPIO_FUNC_ ## pin \ ++} ++ ++int jz_gpio_bulk_request(const struct jz_gpio_bulk_request *request, size_t num); ++void jz_gpio_bulk_free(const struct jz_gpio_bulk_request *request, size_t num); ++void jz_gpio_bulk_suspend(const struct jz_gpio_bulk_request *request, size_t num); ++void jz_gpio_bulk_resume(const struct jz_gpio_bulk_request *request, size_t num); ++void jz_gpio_enable_pullup(unsigned gpio); ++void jz_gpio_disable_pullup(unsigned gpio); ++int jz_gpio_set_function(int gpio, enum jz_gpio_function function); ++ ++int jz_gpio_port_direction_input(int port, uint32_t mask); ++int jz_gpio_port_direction_output(int port, uint32_t mask); ++void jz_gpio_port_set_value(int port, uint32_t value, uint32_t mask); ++uint32_t jz_gpio_port_get_value(int port, uint32_t mask); ++ ++#include <asm/mach-generic/gpio.h> ++ ++#define JZ_GPIO_PORTA(x) ((x) + 32 * 0) ++#define JZ_GPIO_PORTB(x) ((x) + 32 * 1) ++#define JZ_GPIO_PORTC(x) ((x) + 32 * 2) ++#define JZ_GPIO_PORTD(x) ((x) + 32 * 3) ++ ++/* Port A function pins */ ++#define JZ_GPIO_MEM_DATA0 JZ_GPIO_PORTA(0) ++#define JZ_GPIO_MEM_DATA1 JZ_GPIO_PORTA(1) ++#define JZ_GPIO_MEM_DATA2 JZ_GPIO_PORTA(2) ++#define JZ_GPIO_MEM_DATA3 JZ_GPIO_PORTA(3) ++#define JZ_GPIO_MEM_DATA4 JZ_GPIO_PORTA(4) ++#define JZ_GPIO_MEM_DATA5 JZ_GPIO_PORTA(5) ++#define JZ_GPIO_MEM_DATA6 JZ_GPIO_PORTA(6) ++#define JZ_GPIO_MEM_DATA7 JZ_GPIO_PORTA(7) ++#define JZ_GPIO_MEM_DATA8 JZ_GPIO_PORTA(8) ++#define JZ_GPIO_MEM_DATA9 JZ_GPIO_PORTA(9) ++#define JZ_GPIO_MEM_DATA10 JZ_GPIO_PORTA(10) ++#define JZ_GPIO_MEM_DATA11 JZ_GPIO_PORTA(11) ++#define JZ_GPIO_MEM_DATA12 JZ_GPIO_PORTA(12) ++#define JZ_GPIO_MEM_DATA13 JZ_GPIO_PORTA(13) ++#define JZ_GPIO_MEM_DATA14 JZ_GPIO_PORTA(14) ++#define JZ_GPIO_MEM_DATA15 JZ_GPIO_PORTA(15) ++#define JZ_GPIO_MEM_DATA16 JZ_GPIO_PORTA(16) ++#define JZ_GPIO_MEM_DATA17 JZ_GPIO_PORTA(17) ++#define JZ_GPIO_MEM_DATA18 JZ_GPIO_PORTA(18) ++#define JZ_GPIO_MEM_DATA19 JZ_GPIO_PORTA(19) ++#define JZ_GPIO_MEM_DATA20 JZ_GPIO_PORTA(20) ++#define JZ_GPIO_MEM_DATA21 JZ_GPIO_PORTA(21) ++#define JZ_GPIO_MEM_DATA22 JZ_GPIO_PORTA(22) ++#define JZ_GPIO_MEM_DATA23 JZ_GPIO_PORTA(23) ++#define JZ_GPIO_MEM_DATA24 JZ_GPIO_PORTA(24) ++#define JZ_GPIO_MEM_DATA25 JZ_GPIO_PORTA(25) ++#define JZ_GPIO_MEM_DATA26 JZ_GPIO_PORTA(26) ++#define JZ_GPIO_MEM_DATA27 JZ_GPIO_PORTA(27) ++#define JZ_GPIO_MEM_DATA28 JZ_GPIO_PORTA(28) ++#define JZ_GPIO_MEM_DATA29 JZ_GPIO_PORTA(29) ++#define JZ_GPIO_MEM_DATA30 JZ_GPIO_PORTA(30) ++#define JZ_GPIO_MEM_DATA31 JZ_GPIO_PORTA(31) ++ ++#define JZ_GPIO_FUNC_MEM_DATA0 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA1 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA2 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA3 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA4 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA5 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA6 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA7 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA8 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA9 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA10 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA11 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA12 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA13 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA14 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA15 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA16 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA17 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA18 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA19 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA20 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA21 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA22 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA23 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA24 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA25 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA26 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA27 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA28 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA29 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA30 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DATA31 JZ_GPIO_FUNC1 ++ ++/* Port B function pins */ ++#define JZ_GPIO_MEM_ADDR0 JZ_GPIO_PORTB(0) ++#define JZ_GPIO_MEM_ADDR1 JZ_GPIO_PORTB(1) ++#define JZ_GPIO_MEM_ADDR2 JZ_GPIO_PORTB(2) ++#define JZ_GPIO_MEM_ADDR3 JZ_GPIO_PORTB(3) ++#define JZ_GPIO_MEM_ADDR4 JZ_GPIO_PORTB(4) ++#define JZ_GPIO_MEM_ADDR5 JZ_GPIO_PORTB(5) ++#define JZ_GPIO_MEM_ADDR6 JZ_GPIO_PORTB(6) ++#define JZ_GPIO_MEM_ADDR7 JZ_GPIO_PORTB(7) ++#define JZ_GPIO_MEM_ADDR8 JZ_GPIO_PORTB(8) ++#define JZ_GPIO_MEM_ADDR9 JZ_GPIO_PORTB(9) ++#define JZ_GPIO_MEM_ADDR10 JZ_GPIO_PORTB(10) ++#define JZ_GPIO_MEM_ADDR11 JZ_GPIO_PORTB(11) ++#define JZ_GPIO_MEM_ADDR12 JZ_GPIO_PORTB(12) ++#define JZ_GPIO_MEM_ADDR13 JZ_GPIO_PORTB(13) ++#define JZ_GPIO_MEM_ADDR14 JZ_GPIO_PORTB(14) ++#define JZ_GPIO_MEM_ADDR15 JZ_GPIO_PORTB(15) ++#define JZ_GPIO_MEM_ADDR16 JZ_GPIO_PORTB(16) ++#define JZ_GPIO_LCD_CLS JZ_GPIO_PORTB(17) ++#define JZ_GPIO_LCD_SPL JZ_GPIO_PORTB(18) ++#define JZ_GPIO_MEM_DCS JZ_GPIO_PORTB(19) ++#define JZ_GPIO_MEM_RAS JZ_GPIO_PORTB(20) ++#define JZ_GPIO_MEM_CAS JZ_GPIO_PORTB(21) ++#define JZ_GPIO_MEM_SDWE JZ_GPIO_PORTB(22) ++#define JZ_GPIO_MEM_CKE JZ_GPIO_PORTB(23) ++#define JZ_GPIO_MEM_CKO JZ_GPIO_PORTB(24) ++#define JZ_GPIO_MEM_CS0 JZ_GPIO_PORTB(25) ++#define JZ_GPIO_MEM_CS1 JZ_GPIO_PORTB(26) ++#define JZ_GPIO_MEM_CS2 JZ_GPIO_PORTB(27) ++#define JZ_GPIO_MEM_CS3 JZ_GPIO_PORTB(28) ++#define JZ_GPIO_MEM_RD JZ_GPIO_PORTB(29) ++#define JZ_GPIO_MEM_WR JZ_GPIO_PORTB(30) ++#define JZ_GPIO_MEM_WE0 JZ_GPIO_PORTB(31) ++ ++#define JZ_GPIO_FUNC_MEM_ADDR0 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR1 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR2 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR3 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR4 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR5 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR6 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR7 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR8 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR9 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR10 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR11 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR12 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR13 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR14 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR15 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_ADDR16 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_CLS JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_SPL JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_DCS JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_RAS JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CAS JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_SDWE JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CKE JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CKO JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CS0 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CS1 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CS2 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_CS3 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_RD JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WR JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WE0 JZ_GPIO_FUNC1 ++ ++ ++#define JZ_GPIO_MEM_ADDR21 JZ_GPIO_PORTB(17) ++#define JZ_GPIO_MEM_ADDR22 JZ_GPIO_PORTB(18) ++ ++#define JZ_GPIO_FUNC_MEM_ADDR21 JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_ADDR22 JZ_GPIO_FUNC2 ++ ++/* Port C function pins */ ++#define JZ_GPIO_LCD_DATA0 JZ_GPIO_PORTC(0) ++#define JZ_GPIO_LCD_DATA1 JZ_GPIO_PORTC(1) ++#define JZ_GPIO_LCD_DATA2 JZ_GPIO_PORTC(2) ++#define JZ_GPIO_LCD_DATA3 JZ_GPIO_PORTC(3) ++#define JZ_GPIO_LCD_DATA4 JZ_GPIO_PORTC(4) ++#define JZ_GPIO_LCD_DATA5 JZ_GPIO_PORTC(5) ++#define JZ_GPIO_LCD_DATA6 JZ_GPIO_PORTC(6) ++#define JZ_GPIO_LCD_DATA7 JZ_GPIO_PORTC(7) ++#define JZ_GPIO_LCD_DATA8 JZ_GPIO_PORTC(8) ++#define JZ_GPIO_LCD_DATA9 JZ_GPIO_PORTC(9) ++#define JZ_GPIO_LCD_DATA10 JZ_GPIO_PORTC(10) ++#define JZ_GPIO_LCD_DATA11 JZ_GPIO_PORTC(11) ++#define JZ_GPIO_LCD_DATA12 JZ_GPIO_PORTC(12) ++#define JZ_GPIO_LCD_DATA13 JZ_GPIO_PORTC(13) ++#define JZ_GPIO_LCD_DATA14 JZ_GPIO_PORTC(14) ++#define JZ_GPIO_LCD_DATA15 JZ_GPIO_PORTC(15) ++#define JZ_GPIO_LCD_DATA16 JZ_GPIO_PORTC(16) ++#define JZ_GPIO_LCD_DATA17 JZ_GPIO_PORTC(17) ++#define JZ_GPIO_LCD_PCLK JZ_GPIO_PORTC(18) ++#define JZ_GPIO_LCD_HSYNC JZ_GPIO_PORTC(19) ++#define JZ_GPIO_LCD_VSYNC JZ_GPIO_PORTC(20) ++#define JZ_GPIO_LCD_DE JZ_GPIO_PORTC(21) ++#define JZ_GPIO_LCD_PS JZ_GPIO_PORTC(22) ++#define JZ_GPIO_LCD_REV JZ_GPIO_PORTC(23) ++#define JZ_GPIO_MEM_WE1 JZ_GPIO_PORTC(24) ++#define JZ_GPIO_MEM_WE2 JZ_GPIO_PORTC(25) ++#define JZ_GPIO_MEM_WE3 JZ_GPIO_PORTC(26) ++#define JZ_GPIO_MEM_WAIT JZ_GPIO_PORTC(27) ++#define JZ_GPIO_MEM_FRE JZ_GPIO_PORTC(28) ++#define JZ_GPIO_MEM_FWE JZ_GPIO_PORTC(29) ++ ++#define JZ_GPIO_FUNC_LCD_DATA0 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA1 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA2 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA3 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA4 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA5 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA6 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA7 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA8 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA9 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA10 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA11 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA12 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA13 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA14 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA15 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA16 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DATA17 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_PCLK JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_VSYNC JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_HSYNC JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_DE JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_PS JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_LCD_REV JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WE1 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WE2 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WE3 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_WAIT JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_FRE JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MEM_FWE JZ_GPIO_FUNC1 ++ ++ ++#define JZ_GPIO_MEM_ADDR19 JZ_GPIO_PORTB(22) ++#define JZ_GPIO_MEM_ADDR20 JZ_GPIO_PORTB(23) ++ ++#define JZ_GPIO_FUNC_MEM_ADDR19 JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_ADDR20 JZ_GPIO_FUNC2 ++ ++/* Port D function pins */ ++#define JZ_GPIO_CIM_DATA0 JZ_GPIO_PORTD(0) ++#define JZ_GPIO_CIM_DATA1 JZ_GPIO_PORTD(1) ++#define JZ_GPIO_CIM_DATA2 JZ_GPIO_PORTD(2) ++#define JZ_GPIO_CIM_DATA3 JZ_GPIO_PORTD(3) ++#define JZ_GPIO_CIM_DATA4 JZ_GPIO_PORTD(4) ++#define JZ_GPIO_CIM_DATA5 JZ_GPIO_PORTD(5) ++#define JZ_GPIO_CIM_DATA6 JZ_GPIO_PORTD(6) ++#define JZ_GPIO_CIM_DATA7 JZ_GPIO_PORTD(7) ++#define JZ_GPIO_MSC_CMD JZ_GPIO_PORTD(8) ++#define JZ_GPIO_MSC_CLK JZ_GPIO_PORTD(9) ++#define JZ_GPIO_MSC_DATA0 JZ_GPIO_PORTD(10) ++#define JZ_GPIO_MSC_DATA1 JZ_GPIO_PORTD(11) ++#define JZ_GPIO_MSC_DATA2 JZ_GPIO_PORTD(12) ++#define JZ_GPIO_MSC_DATA3 JZ_GPIO_PORTD(13) ++#define JZ_GPIO_CIM_MCLK JZ_GPIO_PORTD(14) ++#define JZ_GPIO_CIM_PCLK JZ_GPIO_PORTD(15) ++#define JZ_GPIO_CIM_VSYNC JZ_GPIO_PORTD(16) ++#define JZ_GPIO_CIM_HSYNC JZ_GPIO_PORTD(17) ++#define JZ_GPIO_SPI_CLK JZ_GPIO_PORTD(18) ++#define JZ_GPIO_SPI_CE0 JZ_GPIO_PORTD(19) ++#define JZ_GPIO_SPI_DT JZ_GPIO_PORTD(20) ++#define JZ_GPIO_SPI_DR JZ_GPIO_PORTD(21) ++#define JZ_GPIO_SPI_CE1 JZ_GPIO_PORTD(22) ++#define JZ_GPIO_PWM0 JZ_GPIO_PORTD(23) ++#define JZ_GPIO_PWM1 JZ_GPIO_PORTD(24) ++#define JZ_GPIO_PWM2 JZ_GPIO_PORTD(25) ++#define JZ_GPIO_PWM3 JZ_GPIO_PORTD(26) ++#define JZ_GPIO_PWM4 JZ_GPIO_PORTD(27) ++#define JZ_GPIO_PWM5 JZ_GPIO_PORTD(28) ++#define JZ_GPIO_PWM6 JZ_GPIO_PORTD(30) ++#define JZ_GPIO_PWM7 JZ_GPIO_PORTD(31) ++ ++#define JZ_GPIO_FUNC_CIM_DATA JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_CIM_DATA0 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA1 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA2 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA3 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA4 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA5 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA6 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_CIM_DATA7 JZ_GPIO_FUNC_CIM_DATA ++#define JZ_GPIO_FUNC_MSC_CMD JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MSC_CLK JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MSC_DATA JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_MSC_DATA0 JZ_GPIO_FUNC_MSC_DATA ++#define JZ_GPIO_FUNC_MSC_DATA1 JZ_GPIO_FUNC_MSC_DATA ++#define JZ_GPIO_FUNC_MSC_DATA2 JZ_GPIO_FUNC_MSC_DATA ++#define JZ_GPIO_FUNC_MSC_DATA3 JZ_GPIO_FUNC_MSC_DATA ++#define JZ_GPIO_FUNC_CIM_MCLK JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_CIM_PCLK JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_CIM_VSYNC JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_CIM_HSYNC JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_SPI_CLK JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_SPI_CE0 JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_SPI_DT JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_SPI_DR JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_SPI_CE1 JZ_GPIO_FUNC1 ++ ++#define JZ_GPIO_FUNC_PWM JZ_GPIO_FUNC1 ++#define JZ_GPIO_FUNC_PWM0 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM1 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM2 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM3 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM4 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM5 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM6 JZ_GPIO_FUNC_PWM ++#define JZ_GPIO_FUNC_PWM7 JZ_GPIO_FUNC_PWM ++ ++#define JZ_GPIO_MEM_SCLK_RSTN JZ_GPIO_PORTD(18) ++#define JZ_GPIO_MEM_BCLK JZ_GPIO_PORTD(19) ++#define JZ_GPIO_MEM_SDATO JZ_GPIO_PORTD(20) ++#define JZ_GPIO_MEM_SDATI JZ_GPIO_PORTD(21) ++#define JZ_GPIO_MEM_SYNC JZ_GPIO_PORTD(22) ++#define JZ_GPIO_I2C_SDA JZ_GPIO_PORTD(23) ++#define JZ_GPIO_I2C_SCK JZ_GPIO_PORTD(24) ++#define JZ_GPIO_UART0_TXD JZ_GPIO_PORTD(25) ++#define JZ_GPIO_UART0_RXD JZ_GPIO_PORTD(26) ++#define JZ_GPIO_MEM_ADDR17 JZ_GPIO_PORTD(27) ++#define JZ_GPIO_MEM_ADDR18 JZ_GPIO_PORTD(28) ++#define JZ_GPIO_UART0_CTS JZ_GPIO_PORTD(30) ++#define JZ_GPIO_UART0_RTS JZ_GPIO_PORTD(31) ++ ++#define JZ_GPIO_FUNC_MEM_SCLK_RSTN JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_BCLK JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_SDATO JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_SDATI JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_SYNC JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_I2C_SDA JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_I2C_SCK JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_UART0_TXD JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_UART0_RXD JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_ADDR17 JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_MEM_ADDR18 JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_UART0_CTS JZ_GPIO_FUNC2 ++#define JZ_GPIO_FUNC_UART0_RTS JZ_GPIO_FUNC2 ++ ++#define JZ_GPIO_UART1_RXD JZ_GPIO_PORTD(30) ++#define JZ_GPIO_UART1_TXD JZ_GPIO_PORTD(31) ++ ++#define JZ_GPIO_FUNC_UART1_RXD JZ_GPIO_FUNC3 ++#define JZ_GPIO_FUNC_UART1_TXD JZ_GPIO_FUNC3 ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/gpio.c +@@ -0,0 +1,604 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform GPIO support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/init.h> ++ ++#include <linux/spinlock.h> ++#include <linux/sysdev.h> ++#include <linux/io.h> ++#include <linux/gpio.h> ++#include <linux/delay.h> ++#include <linux/interrupt.h> ++#include <linux/bitops.h> ++ ++#include <linux/debugfs.h> ++#include <linux/seq_file.h> ++ ++#include <asm/mach-jz4740/base.h> ++ ++#define JZ4740_GPIO_BASE_A (32*0) ++#define JZ4740_GPIO_BASE_B (32*1) ++#define JZ4740_GPIO_BASE_C (32*2) ++#define JZ4740_GPIO_BASE_D (32*3) ++ ++#define JZ4740_GPIO_NUM_A 32 ++#define JZ4740_GPIO_NUM_B 32 ++#define JZ4740_GPIO_NUM_C 31 ++#define JZ4740_GPIO_NUM_D 32 ++ ++#define JZ4740_IRQ_GPIO_BASE_A (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_A) ++#define JZ4740_IRQ_GPIO_BASE_B (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_B) ++#define JZ4740_IRQ_GPIO_BASE_C (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_C) ++#define JZ4740_IRQ_GPIO_BASE_D (JZ4740_IRQ_GPIO(0) + JZ4740_GPIO_BASE_D) ++ ++#define JZ_REG_GPIO_PIN 0x00 ++#define JZ_REG_GPIO_DATA 0x10 ++#define JZ_REG_GPIO_DATA_SET 0x14 ++#define JZ_REG_GPIO_DATA_CLEAR 0x18 ++#define JZ_REG_GPIO_MASK 0x20 ++#define JZ_REG_GPIO_MASK_SET 0x24 ++#define JZ_REG_GPIO_MASK_CLEAR 0x28 ++#define JZ_REG_GPIO_PULL 0x30 ++#define JZ_REG_GPIO_PULL_SET 0x34 ++#define JZ_REG_GPIO_PULL_CLEAR 0x38 ++#define JZ_REG_GPIO_FUNC 0x40 ++#define JZ_REG_GPIO_FUNC_SET 0x44 ++#define JZ_REG_GPIO_FUNC_CLEAR 0x48 ++#define JZ_REG_GPIO_SELECT 0x50 ++#define JZ_REG_GPIO_SELECT_SET 0x54 ++#define JZ_REG_GPIO_SELECT_CLEAR 0x58 ++#define JZ_REG_GPIO_DIRECTION 0x60 ++#define JZ_REG_GPIO_DIRECTION_SET 0x64 ++#define JZ_REG_GPIO_DIRECTION_CLEAR 0x68 ++#define JZ_REG_GPIO_TRIGGER 0x70 ++#define JZ_REG_GPIO_TRIGGER_SET 0x74 ++#define JZ_REG_GPIO_TRIGGER_CLEAR 0x78 ++#define JZ_REG_GPIO_FLAG 0x80 ++#define JZ_REG_GPIO_FLAG_CLEAR 0x14 ++ ++#define GPIO_TO_BIT(gpio) BIT(gpio & 0x1f) ++#define GPIO_TO_REG(gpio, reg) (gpio_to_jz_gpio_chip(gpio)->base + (reg)) ++#define CHIP_TO_REG(chip, reg) (gpio_chip_to_jz_gpio_chip(chip)->base + (reg)) ++ ++struct jz_gpio_chip { ++ unsigned int irq; ++ unsigned int irq_base; ++ uint32_t wakeup; ++ uint32_t suspend_mask; ++ uint32_t edge_trigger_both; ++ ++ void __iomem *base; ++ ++ spinlock_t lock; ++ ++ struct gpio_chip gpio_chip; ++ struct irq_chip irq_chip; ++ struct sys_device sysdev; ++}; ++ ++static struct jz_gpio_chip jz4740_gpio_chips[]; ++ ++static inline struct jz_gpio_chip *gpio_to_jz_gpio_chip(unsigned int gpio) ++{ ++ return &jz4740_gpio_chips[gpio >> 5]; ++} ++ ++static inline struct jz_gpio_chip *gpio_chip_to_jz_gpio_chip(struct gpio_chip *gpio_chip) ++{ ++ return container_of(gpio_chip, struct jz_gpio_chip, gpio_chip); ++} ++ ++static inline struct jz_gpio_chip *irq_to_jz_gpio_chip(unsigned int irq) ++{ ++ return get_irq_chip_data(irq); ++} ++ ++static inline void jz_gpio_write_bit(unsigned int gpio, unsigned int reg) ++{ ++ writel(GPIO_TO_BIT(gpio), GPIO_TO_REG(gpio, reg)); ++} ++ ++int jz_gpio_set_function(int gpio, enum jz_gpio_function function) ++{ ++ if (function == JZ_GPIO_FUNC_NONE) { ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_FUNC_CLEAR); ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_CLEAR); ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_CLEAR); ++ } else { ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_FUNC_SET); ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_CLEAR); ++ switch (function) { ++ case JZ_GPIO_FUNC1: ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_CLEAR); ++ break; ++ case JZ_GPIO_FUNC3: ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_TRIGGER_SET); ++ case JZ_GPIO_FUNC2: /* Falltrough */ ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_SELECT_SET); ++ break; ++ default: ++ BUG(); ++ break; ++ } ++ } ++ ++ return 0; ++} ++EXPORT_SYMBOL_GPL(jz_gpio_set_function); ++ ++int jz_gpio_bulk_request(const struct jz_gpio_bulk_request *request, size_t num) ++{ ++ size_t i; ++ int ret; ++ ++ for (i = 0; i < num; ++i, ++request) { ++ ret = gpio_request(request->gpio, request->name); ++ if (ret) ++ goto err; ++ jz_gpio_set_function(request->gpio, request->function); ++ } ++ ++ return 0; ++ ++err: ++ for (--request; i > 0; --i, --request) { ++ gpio_free(request->gpio); ++ jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE); ++ } ++ ++ return ret; ++} ++EXPORT_SYMBOL_GPL(jz_gpio_bulk_request); ++ ++void jz_gpio_bulk_free(const struct jz_gpio_bulk_request *request, size_t num) ++{ ++ size_t i; ++ ++ for (i = 0; i < num; ++i, ++request) { ++ gpio_free(request->gpio); ++ jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE); ++ } ++ ++} ++EXPORT_SYMBOL_GPL(jz_gpio_bulk_free); ++ ++void jz_gpio_bulk_suspend(const struct jz_gpio_bulk_request *request, size_t num) ++{ ++ size_t i; ++ ++ for (i = 0; i < num; ++i, ++request) { ++ jz_gpio_set_function(request->gpio, JZ_GPIO_FUNC_NONE); ++ jz_gpio_write_bit(request->gpio, JZ_REG_GPIO_DIRECTION_CLEAR); ++ jz_gpio_write_bit(request->gpio, JZ_REG_GPIO_PULL_SET); ++ } ++} ++EXPORT_SYMBOL_GPL(jz_gpio_bulk_suspend); ++ ++void jz_gpio_bulk_resume(const struct jz_gpio_bulk_request *request, size_t num) ++{ ++ size_t i; ++ ++ for (i = 0; i < num; ++i, ++request) ++ jz_gpio_set_function(request->gpio, request->function); ++} ++EXPORT_SYMBOL_GPL(jz_gpio_bulk_resume); ++ ++void jz_gpio_enable_pullup(unsigned gpio) ++{ ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_PULL_CLEAR); ++} ++EXPORT_SYMBOL_GPL(jz_gpio_enable_pullup); ++ ++void jz_gpio_disable_pullup(unsigned gpio) ++{ ++ jz_gpio_write_bit(gpio, JZ_REG_GPIO_PULL_SET); ++} ++EXPORT_SYMBOL_GPL(jz_gpio_disable_pullup); ++ ++static int jz_gpio_get_value(struct gpio_chip *chip, unsigned gpio) ++{ ++ return !!(readl(CHIP_TO_REG(chip, JZ_REG_GPIO_PIN)) & BIT(gpio)); ++} ++ ++static void jz_gpio_set_value(struct gpio_chip *chip, unsigned gpio, int value) ++{ ++ uint32_t __iomem *reg = CHIP_TO_REG(chip, JZ_REG_GPIO_DATA_SET); ++ reg += !value; ++ writel(BIT(gpio), reg); ++} ++ ++static int jz_gpio_direction_output(struct gpio_chip *chip, unsigned gpio, ++ int value) ++{ ++ writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_SET)); ++ jz_gpio_set_value(chip, gpio, value); ++ ++ return 0; ++} ++ ++static int jz_gpio_direction_input(struct gpio_chip *chip, unsigned gpio) ++{ ++ writel(BIT(gpio), CHIP_TO_REG(chip, JZ_REG_GPIO_DIRECTION_CLEAR)); ++ ++ return 0; ++} ++ ++int jz_gpio_port_direction_input(int port, uint32_t mask) ++{ ++ writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_CLEAR)); ++ ++ return 0; ++} ++EXPORT_SYMBOL(jz_gpio_port_direction_input); ++ ++int jz_gpio_port_direction_output(int port, uint32_t mask) ++{ ++ writel(mask, GPIO_TO_REG(port, JZ_REG_GPIO_DIRECTION_SET)); ++ ++ return 0; ++} ++EXPORT_SYMBOL(jz_gpio_port_direction_output); ++ ++void jz_gpio_port_set_value(int port, uint32_t value, uint32_t mask) ++{ ++ writel(~value & mask, GPIO_TO_REG(port, JZ_REG_GPIO_DATA_CLEAR)); ++ writel(value & mask, GPIO_TO_REG(port, JZ_REG_GPIO_DATA_SET)); ++} ++EXPORT_SYMBOL(jz_gpio_port_set_value); ++ ++uint32_t jz_gpio_port_get_value(int port, uint32_t mask) ++{ ++ uint32_t value = readl(GPIO_TO_REG(port, JZ_REG_GPIO_PIN)); ++ ++ return value & mask; ++} ++EXPORT_SYMBOL(jz_gpio_port_get_value); ++ ++int gpio_to_irq(unsigned gpio) ++{ ++ return JZ4740_IRQ_GPIO(0) + gpio; ++} ++EXPORT_SYMBOL_GPL(gpio_to_irq); ++ ++int irq_to_gpio(unsigned irq) ++{ ++ return irq - JZ4740_IRQ_GPIO(0); ++} ++EXPORT_SYMBOL_GPL(irq_to_gpio); ++ ++#define IRQ_TO_BIT(irq) BIT(irq_to_gpio(irq) & 0x1f) ++ ++static void jz_gpio_check_trigger_both(struct jz_gpio_chip *chip, unsigned int irq) ++{ ++ uint32_t value; ++ void __iomem *reg; ++ uint32_t mask = IRQ_TO_BIT(irq); ++ ++ if (!(chip->edge_trigger_both & mask)) ++ return; ++ ++ reg = chip->base; ++ ++ value = readl(chip->base + JZ_REG_GPIO_PIN); ++ if (value & mask) ++ reg += JZ_REG_GPIO_DIRECTION_CLEAR; ++ else ++ reg += JZ_REG_GPIO_DIRECTION_SET; ++ ++ writel(mask, reg); ++} ++ ++static void jz_gpio_irq_demux_handler(unsigned int irq, struct irq_desc *desc) ++{ ++ uint32_t flag; ++ unsigned int gpio_irq; ++ unsigned int gpio_bank; ++ struct jz_gpio_chip *chip = get_irq_desc_data(desc); ++ ++ gpio_bank = JZ4740_IRQ_GPIO0 - irq; ++ ++ flag = readl(chip->base + JZ_REG_GPIO_FLAG); ++ ++ if (!flag) ++ return; ++ ++ gpio_irq = __fls(flag); ++ ++ jz_gpio_check_trigger_both(chip, irq); ++ ++ gpio_irq += (gpio_bank << 5) + JZ4740_IRQ_GPIO(0); ++ ++ generic_handle_irq(gpio_irq); ++}; ++ ++static inline void jz_gpio_set_irq_bit(unsigned int irq, unsigned int reg) ++{ ++ struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(irq); ++ writel(IRQ_TO_BIT(irq), chip->base + reg); ++} ++ ++static void jz_gpio_irq_mask(unsigned int irq) ++{ ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_MASK_SET); ++}; ++ ++static void jz_gpio_irq_unmask(unsigned int irq) ++{ ++ struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(irq); ++ ++ jz_gpio_check_trigger_both(chip, irq); ++ ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_MASK_CLEAR); ++}; ++ ++/* TODO: Check if function is gpio */ ++static unsigned int jz_gpio_irq_startup(unsigned int irq) ++{ ++ struct irq_desc *desc = irq_to_desc(irq); ++ ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_SELECT_SET); ++ ++ desc->status &= ~IRQ_MASKED; ++ jz_gpio_irq_unmask(irq); ++ ++ return 0; ++} ++ ++static void jz_gpio_irq_shutdown(unsigned int irq) ++{ ++ struct irq_desc *desc = irq_to_desc(irq); ++ ++ jz_gpio_irq_mask(irq); ++ desc->status |= IRQ_MASKED; ++ ++ /* Set direction to input */ ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_CLEAR); ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_SELECT_CLEAR); ++} ++ ++static void jz_gpio_irq_ack(unsigned int irq) ++{ ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_FLAG_CLEAR); ++}; ++ ++static int jz_gpio_irq_set_type(unsigned int irq, unsigned int flow_type) ++{ ++ struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(irq); ++ struct irq_desc *desc = irq_to_desc(irq); ++ ++ jz_gpio_irq_mask(irq); ++ ++ if (flow_type == IRQ_TYPE_EDGE_BOTH) { ++ uint32_t value = readl(chip->base + JZ_REG_GPIO_PIN); ++ if (value & IRQ_TO_BIT(irq)) ++ flow_type = IRQ_TYPE_EDGE_FALLING; ++ else ++ flow_type = IRQ_TYPE_EDGE_RISING; ++ chip->edge_trigger_both |= IRQ_TO_BIT(irq); ++ } else { ++ chip->edge_trigger_both &= ~IRQ_TO_BIT(irq); ++ } ++ ++ switch (flow_type) { ++ case IRQ_TYPE_EDGE_RISING: ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET); ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_TRIGGER_SET); ++ break; ++ case IRQ_TYPE_EDGE_FALLING: ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_CLEAR); ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_TRIGGER_SET); ++ break; ++ case IRQ_TYPE_LEVEL_HIGH: ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_SET); ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_TRIGGER_CLEAR); ++ break; ++ case IRQ_TYPE_LEVEL_LOW: ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_DIRECTION_CLEAR); ++ jz_gpio_set_irq_bit(irq, JZ_REG_GPIO_TRIGGER_CLEAR); ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ if (!(desc->status & IRQ_MASKED)) ++ jz_gpio_irq_unmask(irq); ++ ++ return 0; ++} ++ ++static int jz_gpio_irq_set_wake(unsigned int irq, unsigned int on) ++{ ++ struct jz_gpio_chip *chip = irq_to_jz_gpio_chip(irq); ++ spin_lock(&chip->lock); ++ if (on) ++ chip->wakeup |= IRQ_TO_BIT(irq); ++ else ++ chip->wakeup &= ~IRQ_TO_BIT(irq); ++ spin_unlock(&chip->lock); ++ ++ set_irq_wake(chip->irq, on); ++ return 0; ++} ++ ++/* ++ * This lock class tells lockdep that GPIO irqs are in a different ++ * category than their parents, so it won't report false recursion. ++ */ ++static struct lock_class_key gpio_lock_class; ++ ++#define JZ4740_GPIO_CHIP(_bank) { \ ++ .irq_base = JZ4740_IRQ_GPIO_BASE_ ## _bank, \ ++ .gpio_chip = { \ ++ .label = "Bank " # _bank, \ ++ .owner = THIS_MODULE, \ ++ .set = jz_gpio_set_value, \ ++ .get = jz_gpio_get_value, \ ++ .direction_output = jz_gpio_direction_output, \ ++ .direction_input = jz_gpio_direction_input, \ ++ .base = JZ4740_GPIO_BASE_ ## _bank, \ ++ .ngpio = JZ4740_GPIO_NUM_ ## _bank, \ ++ }, \ ++ .irq_chip = { \ ++ .name = "GPIO Bank " # _bank, \ ++ .mask = jz_gpio_irq_mask, \ ++ .unmask = jz_gpio_irq_unmask, \ ++ .ack = jz_gpio_irq_ack, \ ++ .startup = jz_gpio_irq_startup, \ ++ .shutdown = jz_gpio_irq_shutdown, \ ++ .set_type = jz_gpio_irq_set_type, \ ++ .set_wake = jz_gpio_irq_set_wake, \ ++ }, \ ++} ++ ++static struct jz_gpio_chip jz4740_gpio_chips[] = { ++ JZ4740_GPIO_CHIP(A), ++ JZ4740_GPIO_CHIP(B), ++ JZ4740_GPIO_CHIP(C), ++ JZ4740_GPIO_CHIP(D), ++}; ++ ++static inline struct jz_gpio_chip *sysdev_to_chip(struct sys_device *dev) ++{ ++ return container_of(dev, struct jz_gpio_chip, sysdev); ++} ++ ++static int jz4740_gpio_suspend(struct sys_device *dev, pm_message_t state) ++{ ++ struct jz_gpio_chip *chip = sysdev_to_chip(dev); ++ ++ chip->suspend_mask = readl(chip->base + JZ_REG_GPIO_MASK); ++ writel(~(chip->wakeup), chip->base + JZ_REG_GPIO_MASK_SET); ++ writel(chip->wakeup, chip->base + JZ_REG_GPIO_MASK_CLEAR); ++ ++ return 0; ++} ++ ++static int jz4740_gpio_resume(struct sys_device *dev) ++{ ++ struct jz_gpio_chip *chip = sysdev_to_chip(dev); ++ uint32_t mask = chip->suspend_mask; ++ ++ writel(~mask, chip->base + JZ_REG_GPIO_MASK_CLEAR); ++ writel(mask, chip->base + JZ_REG_GPIO_MASK_SET); ++ ++ return 0; ++} ++ ++static struct sysdev_class jz4740_gpio_sysdev_class = { ++ .name = "gpio", ++ .suspend = jz4740_gpio_suspend, ++ .resume = jz4740_gpio_resume, ++}; ++ ++static int jz4740_gpio_chip_init(struct jz_gpio_chip *chip, unsigned int id) ++{ ++ int ret, irq; ++ ++ chip->sysdev.id = id; ++ chip->sysdev.cls = &jz4740_gpio_sysdev_class; ++ ret = sysdev_register(&chip->sysdev); ++ ++ if (ret) ++ return ret; ++ ++ spin_lock_init(&chip->lock); ++ ++ chip->base = ioremap(JZ4740_GPIO_BASE_ADDR + (id * 0x100), 0x100); ++ ++ gpiochip_add(&chip->gpio_chip); ++ ++ chip->irq = JZ4740_IRQ_INTC_GPIO(id); ++ set_irq_data(chip->irq, chip); ++ set_irq_chained_handler(chip->irq, jz_gpio_irq_demux_handler); ++ ++ for (irq = chip->irq_base; irq < chip->irq_base + chip->gpio_chip.ngpio; ++irq) { ++ lockdep_set_class(&irq_desc[irq].lock, &gpio_lock_class); ++ set_irq_chip_data(irq, chip); ++ set_irq_chip_and_handler(irq, &chip->irq_chip, handle_level_irq); ++ } ++ ++ return 0; ++} ++ ++static int __init jz4740_gpio_init(void) ++{ ++ unsigned int i; ++ int ret; ++ ++ ret = sysdev_class_register(&jz4740_gpio_sysdev_class); ++ if (ret) ++ return ret; ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_gpio_chips); ++i) ++ jz4740_gpio_chip_init(&jz4740_gpio_chips[i], i); ++ ++ printk(KERN_INFO "JZ4740 GPIO initalized\n"); ++ ++ return 0; ++} ++arch_initcall(jz4740_gpio_init); ++ ++#ifdef CONFIG_DEBUG_FS ++ ++static inline void gpio_seq_reg(struct seq_file *s, struct jz_gpio_chip *chip, ++ const char *name, unsigned int reg) ++{ ++ seq_printf(s, "\t%s: %08x\n", name, readl(chip->base + reg)); ++} ++ ++static int gpio_regs_show(struct seq_file *s, void *unused) ++{ ++ struct jz_gpio_chip *chip = jz4740_gpio_chips; ++ int i; ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_gpio_chips); ++i, ++chip) { ++ seq_printf(s, "==GPIO %d==\n", i); ++ gpio_seq_reg(s, chip, "Pin", JZ_REG_GPIO_PIN); ++ gpio_seq_reg(s, chip, "Data", JZ_REG_GPIO_DATA); ++ gpio_seq_reg(s, chip, "Mask", JZ_REG_GPIO_MASK); ++ gpio_seq_reg(s, chip, "Pull", JZ_REG_GPIO_PULL); ++ gpio_seq_reg(s, chip, "Func", JZ_REG_GPIO_FUNC); ++ gpio_seq_reg(s, chip, "Select", JZ_REG_GPIO_SELECT); ++ gpio_seq_reg(s, chip, "Direction", JZ_REG_GPIO_DIRECTION); ++ gpio_seq_reg(s, chip, "Trigger", JZ_REG_GPIO_TRIGGER); ++ gpio_seq_reg(s, chip, "Flag", JZ_REG_GPIO_FLAG); ++ } ++ ++ return 0; ++} ++ ++static int gpio_regs_open(struct inode *inode, struct file *file) ++{ ++ return single_open(file, gpio_regs_show, NULL); ++} ++ ++static const struct file_operations gpio_regs_operations = { ++ .open = gpio_regs_open, ++ .read = seq_read, ++ .llseek = seq_lseek, ++ .release = single_release, ++}; ++ ++static int __init gpio_debugfs_init(void) ++{ ++ (void) debugfs_create_file("jz_regs_gpio", S_IFREG | S_IRUGO, ++ NULL, NULL, &gpio_regs_operations); ++ return 0; ++} ++subsys_initcall(gpio_debugfs_init); ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/010-dma.patch b/target/linux/xburst/patches-2.6.35/010-dma.patch new file mode 100644 index 0000000..17f5dd2 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/010-dma.patch @@ -0,0 +1,404 @@ +From ced95a5a9d7a3ba168e8518d9b5004c9a0cad1fe Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:14 +0000 +Subject: [PATCH] MIPS: JZ4740: Add DMA support. + +Add support for DMA transfers on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1401/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/dma.h | 90 ++++++++++ + arch/mips/jz4740/dma.c | 289 +++++++++++++++++++++++++++++++ + 2 files changed, 379 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/dma.h + create mode 100644 arch/mips/jz4740/dma.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/dma.h +@@ -0,0 +1,90 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ7420/JZ4740 DMA definitions ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_MACH_JZ4740_DMA_H__ ++#define __ASM_MACH_JZ4740_DMA_H__ ++ ++struct jz4740_dma_chan; ++ ++enum jz4740_dma_request_type { ++ JZ4740_DMA_TYPE_AUTO_REQUEST = 8, ++ JZ4740_DMA_TYPE_UART_TRANSMIT = 20, ++ JZ4740_DMA_TYPE_UART_RECEIVE = 21, ++ JZ4740_DMA_TYPE_SPI_TRANSMIT = 22, ++ JZ4740_DMA_TYPE_SPI_RECEIVE = 23, ++ JZ4740_DMA_TYPE_AIC_TRANSMIT = 24, ++ JZ4740_DMA_TYPE_AIC_RECEIVE = 25, ++ JZ4740_DMA_TYPE_MMC_TRANSMIT = 26, ++ JZ4740_DMA_TYPE_MMC_RECEIVE = 27, ++ JZ4740_DMA_TYPE_TCU = 28, ++ JZ4740_DMA_TYPE_SADC = 29, ++ JZ4740_DMA_TYPE_SLCD = 30, ++}; ++ ++enum jz4740_dma_width { ++ JZ4740_DMA_WIDTH_32BIT = 0, ++ JZ4740_DMA_WIDTH_8BIT = 1, ++ JZ4740_DMA_WIDTH_16BIT = 2, ++}; ++ ++enum jz4740_dma_transfer_size { ++ JZ4740_DMA_TRANSFER_SIZE_4BYTE = 0, ++ JZ4740_DMA_TRANSFER_SIZE_1BYTE = 1, ++ JZ4740_DMA_TRANSFER_SIZE_2BYTE = 2, ++ JZ4740_DMA_TRANSFER_SIZE_16BYTE = 3, ++ JZ4740_DMA_TRANSFER_SIZE_32BYTE = 4, ++}; ++ ++enum jz4740_dma_flags { ++ JZ4740_DMA_SRC_AUTOINC = 0x2, ++ JZ4740_DMA_DST_AUTOINC = 0x1, ++}; ++ ++enum jz4740_dma_mode { ++ JZ4740_DMA_MODE_SINGLE = 0, ++ JZ4740_DMA_MODE_BLOCK = 1, ++}; ++ ++struct jz4740_dma_config { ++ enum jz4740_dma_width src_width; ++ enum jz4740_dma_width dst_width; ++ enum jz4740_dma_transfer_size transfer_size; ++ enum jz4740_dma_request_type request_type; ++ enum jz4740_dma_flags flags; ++ enum jz4740_dma_mode mode; ++}; ++ ++typedef void (*jz4740_dma_complete_callback_t)(struct jz4740_dma_chan *, int, void *); ++ ++struct jz4740_dma_chan *jz4740_dma_request(void *dev, const char *name); ++void jz4740_dma_free(struct jz4740_dma_chan *dma); ++ ++void jz4740_dma_configure(struct jz4740_dma_chan *dma, ++ const struct jz4740_dma_config *config); ++ ++ ++void jz4740_dma_enable(struct jz4740_dma_chan *dma); ++void jz4740_dma_disable(struct jz4740_dma_chan *dma); ++ ++void jz4740_dma_set_src_addr(struct jz4740_dma_chan *dma, dma_addr_t src); ++void jz4740_dma_set_dst_addr(struct jz4740_dma_chan *dma, dma_addr_t dst); ++void jz4740_dma_set_transfer_count(struct jz4740_dma_chan *dma, uint32_t count); ++ ++uint32_t jz4740_dma_get_residue(const struct jz4740_dma_chan *dma); ++ ++void jz4740_dma_set_complete_cb(struct jz4740_dma_chan *dma, ++ jz4740_dma_complete_callback_t cb); ++ ++#endif /* __ASM_JZ4740_DMA_H__ */ +--- /dev/null ++++ b/arch/mips/jz4740/dma.c +@@ -0,0 +1,289 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC DMA support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/spinlock.h> ++#include <linux/interrupt.h> ++ ++#include <linux/dma-mapping.h> ++#include <asm/mach-jz4740/dma.h> ++#include <asm/mach-jz4740/base.h> ++ ++#define JZ_REG_DMA_SRC_ADDR(x) (0x00 + (x) * 0x20) ++#define JZ_REG_DMA_DST_ADDR(x) (0x04 + (x) * 0x20) ++#define JZ_REG_DMA_TRANSFER_COUNT(x) (0x08 + (x) * 0x20) ++#define JZ_REG_DMA_REQ_TYPE(x) (0x0C + (x) * 0x20) ++#define JZ_REG_DMA_STATUS_CTRL(x) (0x10 + (x) * 0x20) ++#define JZ_REG_DMA_CMD(x) (0x14 + (x) * 0x20) ++#define JZ_REG_DMA_DESC_ADDR(x) (0x18 + (x) * 0x20) ++ ++#define JZ_REG_DMA_CTRL 0x300 ++#define JZ_REG_DMA_IRQ 0x304 ++#define JZ_REG_DMA_DOORBELL 0x308 ++#define JZ_REG_DMA_DOORBELL_SET 0x30C ++ ++#define JZ_DMA_STATUS_CTRL_NO_DESC BIT(31) ++#define JZ_DMA_STATUS_CTRL_DESC_INV BIT(6) ++#define JZ_DMA_STATUS_CTRL_ADDR_ERR BIT(4) ++#define JZ_DMA_STATUS_CTRL_TRANSFER_DONE BIT(3) ++#define JZ_DMA_STATUS_CTRL_HALT BIT(2) ++#define JZ_DMA_STATUS_CTRL_COUNT_TERMINATE BIT(1) ++#define JZ_DMA_STATUS_CTRL_ENABLE BIT(0) ++ ++#define JZ_DMA_CMD_SRC_INC BIT(23) ++#define JZ_DMA_CMD_DST_INC BIT(22) ++#define JZ_DMA_CMD_RDIL_MASK (0xf << 16) ++#define JZ_DMA_CMD_SRC_WIDTH_MASK (0x3 << 14) ++#define JZ_DMA_CMD_DST_WIDTH_MASK (0x3 << 12) ++#define JZ_DMA_CMD_INTERVAL_LENGTH_MASK (0x7 << 8) ++#define JZ_DMA_CMD_BLOCK_MODE BIT(7) ++#define JZ_DMA_CMD_DESC_VALID BIT(4) ++#define JZ_DMA_CMD_DESC_VALID_MODE BIT(3) ++#define JZ_DMA_CMD_VALID_IRQ_ENABLE BIT(2) ++#define JZ_DMA_CMD_TRANSFER_IRQ_ENABLE BIT(1) ++#define JZ_DMA_CMD_LINK_ENABLE BIT(0) ++ ++#define JZ_DMA_CMD_FLAGS_OFFSET 22 ++#define JZ_DMA_CMD_RDIL_OFFSET 16 ++#define JZ_DMA_CMD_SRC_WIDTH_OFFSET 14 ++#define JZ_DMA_CMD_DST_WIDTH_OFFSET 12 ++#define JZ_DMA_CMD_TRANSFER_SIZE_OFFSET 8 ++#define JZ_DMA_CMD_MODE_OFFSET 7 ++ ++#define JZ_DMA_CTRL_PRIORITY_MASK (0x3 << 8) ++#define JZ_DMA_CTRL_HALT BIT(3) ++#define JZ_DMA_CTRL_ADDRESS_ERROR BIT(2) ++#define JZ_DMA_CTRL_ENABLE BIT(0) ++ ++ ++static void __iomem *jz4740_dma_base; ++static spinlock_t jz4740_dma_lock; ++ ++static inline uint32_t jz4740_dma_read(size_t reg) ++{ ++ return readl(jz4740_dma_base + reg); ++} ++ ++static inline void jz4740_dma_write(size_t reg, uint32_t val) ++{ ++ writel(val, jz4740_dma_base + reg); ++} ++ ++static inline void jz4740_dma_write_mask(size_t reg, uint32_t val, uint32_t mask) ++{ ++ uint32_t val2; ++ val2 = jz4740_dma_read(reg); ++ val2 &= ~mask; ++ val2 |= val; ++ jz4740_dma_write(reg, val2); ++} ++ ++struct jz4740_dma_chan { ++ unsigned int id; ++ void *dev; ++ const char *name; ++ ++ enum jz4740_dma_flags flags; ++ uint32_t transfer_shift; ++ ++ jz4740_dma_complete_callback_t complete_cb; ++ ++ unsigned used:1; ++}; ++ ++#define JZ4740_DMA_CHANNEL(_id) { .id = _id } ++ ++struct jz4740_dma_chan jz4740_dma_channels[] = { ++ JZ4740_DMA_CHANNEL(0), ++ JZ4740_DMA_CHANNEL(1), ++ JZ4740_DMA_CHANNEL(2), ++ JZ4740_DMA_CHANNEL(3), ++ JZ4740_DMA_CHANNEL(4), ++ JZ4740_DMA_CHANNEL(5), ++}; ++ ++struct jz4740_dma_chan *jz4740_dma_request(void *dev, const char *name) ++{ ++ unsigned int i; ++ struct jz4740_dma_chan *dma = NULL; ++ ++ spin_lock(&jz4740_dma_lock); ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_dma_channels); ++i) { ++ if (!jz4740_dma_channels[i].used) { ++ dma = &jz4740_dma_channels[i]; ++ dma->used = 1; ++ break; ++ } ++ } ++ ++ spin_unlock(&jz4740_dma_lock); ++ ++ if (!dma) ++ return NULL; ++ ++ dma->dev = dev; ++ dma->name = name; ++ ++ return dma; ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_request); ++ ++void jz4740_dma_configure(struct jz4740_dma_chan *dma, ++ const struct jz4740_dma_config *config) ++{ ++ uint32_t cmd; ++ ++ switch (config->transfer_size) { ++ case JZ4740_DMA_TRANSFER_SIZE_2BYTE: ++ dma->transfer_shift = 1; ++ break; ++ case JZ4740_DMA_TRANSFER_SIZE_4BYTE: ++ dma->transfer_shift = 2; ++ break; ++ case JZ4740_DMA_TRANSFER_SIZE_16BYTE: ++ dma->transfer_shift = 4; ++ break; ++ case JZ4740_DMA_TRANSFER_SIZE_32BYTE: ++ dma->transfer_shift = 5; ++ break; ++ default: ++ dma->transfer_shift = 0; ++ break; ++ } ++ ++ cmd = config->flags << JZ_DMA_CMD_FLAGS_OFFSET; ++ cmd |= config->src_width << JZ_DMA_CMD_SRC_WIDTH_OFFSET; ++ cmd |= config->dst_width << JZ_DMA_CMD_DST_WIDTH_OFFSET; ++ cmd |= config->transfer_size << JZ_DMA_CMD_TRANSFER_SIZE_OFFSET; ++ cmd |= config->mode << JZ_DMA_CMD_MODE_OFFSET; ++ cmd |= JZ_DMA_CMD_TRANSFER_IRQ_ENABLE; ++ ++ jz4740_dma_write(JZ_REG_DMA_CMD(dma->id), cmd); ++ jz4740_dma_write(JZ_REG_DMA_STATUS_CTRL(dma->id), 0); ++ jz4740_dma_write(JZ_REG_DMA_REQ_TYPE(dma->id), config->request_type); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_configure); ++ ++void jz4740_dma_set_src_addr(struct jz4740_dma_chan *dma, dma_addr_t src) ++{ ++ jz4740_dma_write(JZ_REG_DMA_SRC_ADDR(dma->id), src); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_set_src_addr); ++ ++void jz4740_dma_set_dst_addr(struct jz4740_dma_chan *dma, dma_addr_t dst) ++{ ++ jz4740_dma_write(JZ_REG_DMA_DST_ADDR(dma->id), dst); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_set_dst_addr); ++ ++void jz4740_dma_set_transfer_count(struct jz4740_dma_chan *dma, uint32_t count) ++{ ++ count >>= dma->transfer_shift; ++ jz4740_dma_write(JZ_REG_DMA_TRANSFER_COUNT(dma->id), count); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_set_transfer_count); ++ ++void jz4740_dma_set_complete_cb(struct jz4740_dma_chan *dma, ++ jz4740_dma_complete_callback_t cb) ++{ ++ dma->complete_cb = cb; ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_set_complete_cb); ++ ++void jz4740_dma_free(struct jz4740_dma_chan *dma) ++{ ++ dma->dev = NULL; ++ dma->complete_cb = NULL; ++ dma->used = 0; ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_free); ++ ++void jz4740_dma_enable(struct jz4740_dma_chan *dma) ++{ ++ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id), ++ JZ_DMA_STATUS_CTRL_NO_DESC | JZ_DMA_STATUS_CTRL_ENABLE, ++ JZ_DMA_STATUS_CTRL_HALT | JZ_DMA_STATUS_CTRL_NO_DESC | ++ JZ_DMA_STATUS_CTRL_ENABLE); ++ ++ jz4740_dma_write_mask(JZ_REG_DMA_CTRL, ++ JZ_DMA_CTRL_ENABLE, ++ JZ_DMA_CTRL_HALT | JZ_DMA_CTRL_ENABLE); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_enable); ++ ++void jz4740_dma_disable(struct jz4740_dma_chan *dma) ++{ ++ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id), 0, ++ JZ_DMA_STATUS_CTRL_ENABLE); ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_disable); ++ ++uint32_t jz4740_dma_get_residue(const struct jz4740_dma_chan *dma) ++{ ++ uint32_t residue; ++ residue = jz4740_dma_read(JZ_REG_DMA_TRANSFER_COUNT(dma->id)); ++ return residue << dma->transfer_shift; ++} ++EXPORT_SYMBOL_GPL(jz4740_dma_get_residue); ++ ++static void jz4740_dma_chan_irq(struct jz4740_dma_chan *dma) ++{ ++ uint32_t status; ++ ++ status = jz4740_dma_read(JZ_REG_DMA_STATUS_CTRL(dma->id)); ++ ++ jz4740_dma_write_mask(JZ_REG_DMA_STATUS_CTRL(dma->id), 0, ++ JZ_DMA_STATUS_CTRL_ENABLE | JZ_DMA_STATUS_CTRL_TRANSFER_DONE); ++ ++ if (dma->complete_cb) ++ dma->complete_cb(dma, 0, dma->dev); ++} ++ ++static irqreturn_t jz4740_dma_irq(int irq, void *dev_id) ++{ ++ uint32_t irq_status; ++ unsigned int i; ++ ++ irq_status = readl(jz4740_dma_base + JZ_REG_DMA_IRQ); ++ ++ for (i = 0; i < 6; ++i) { ++ if (irq_status & (1 << i)) ++ jz4740_dma_chan_irq(&jz4740_dma_channels[i]); ++ } ++ ++ return IRQ_HANDLED; ++} ++ ++static int jz4740_dma_init(void) ++{ ++ unsigned int ret; ++ ++ jz4740_dma_base = ioremap(JZ4740_DMAC_BASE_ADDR, 0x400); ++ ++ if (!jz4740_dma_base) ++ return -EBUSY; ++ ++ spin_lock_init(&jz4740_dma_lock); ++ ++ ret = request_irq(JZ4740_IRQ_DMAC, jz4740_dma_irq, 0, "DMA", NULL); ++ ++ if (ret) ++ printk(KERN_ERR "JZ4740 DMA: Failed to request irq: %d\n", ret); ++ ++ return ret; ++} ++arch_initcall(jz4740_dma_init); diff --git a/target/linux/xburst/patches-2.6.35/011-pwm.patch b/target/linux/xburst/patches-2.6.35/011-pwm.patch new file mode 100644 index 0000000..3c8336b --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/011-pwm.patch @@ -0,0 +1,197 @@ +From 5cd5a44b94b451ecaf593bb49919cfbb51ccb622 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:12:20 +0000 +Subject: [PATCH] MIPS: JZ4740: Add PWM support + +Add support for the PWM part of the timer unit on a JZ4740 SoC. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1468/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/pwm.c | 177 ++++++++++++++++++++++++++++++++++++++++++++++++ + 1 files changed, 177 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/pwm.c + +--- /dev/null ++++ b/arch/mips/jz4740/pwm.c +@@ -0,0 +1,177 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform PWM support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++ ++#include <linux/clk.h> ++#include <linux/err.h> ++#include <linux/pwm.h> ++#include <linux/gpio.h> ++ ++#include <asm/mach-jz4740/gpio.h> ++#include "timer.h" ++ ++static struct clk *jz4740_pwm_clk; ++ ++DEFINE_MUTEX(jz4740_pwm_mutex); ++ ++struct pwm_device { ++ unsigned int id; ++ unsigned int gpio; ++ bool used; ++}; ++ ++static struct pwm_device jz4740_pwm_list[] = { ++ { 2, JZ_GPIO_PWM2, false }, ++ { 3, JZ_GPIO_PWM3, false }, ++ { 4, JZ_GPIO_PWM4, false }, ++ { 5, JZ_GPIO_PWM5, false }, ++ { 6, JZ_GPIO_PWM6, false }, ++ { 7, JZ_GPIO_PWM7, false }, ++}; ++ ++struct pwm_device *pwm_request(int id, const char *label) ++{ ++ int ret = 0; ++ struct pwm_device *pwm; ++ ++ if (id < 2 || id > 7 || !jz4740_pwm_clk) ++ return ERR_PTR(-ENODEV); ++ ++ mutex_lock(&jz4740_pwm_mutex); ++ ++ pwm = &jz4740_pwm_list[id - 2]; ++ if (pwm->used) ++ ret = -EBUSY; ++ else ++ pwm->used = true; ++ ++ mutex_unlock(&jz4740_pwm_mutex); ++ ++ if (ret) ++ return ERR_PTR(ret); ++ ++ ret = gpio_request(pwm->gpio, label); ++ ++ if (ret) { ++ printk(KERN_ERR "Failed to request pwm gpio: %d\n", ret); ++ pwm->used = false; ++ return ERR_PTR(ret); ++ } ++ ++ jz_gpio_set_function(pwm->gpio, JZ_GPIO_FUNC_PWM); ++ ++ jz4740_timer_start(id); ++ ++ return pwm; ++} ++ ++void pwm_free(struct pwm_device *pwm) ++{ ++ pwm_disable(pwm); ++ jz4740_timer_set_ctrl(pwm->id, 0); ++ ++ jz_gpio_set_function(pwm->gpio, JZ_GPIO_FUNC_NONE); ++ gpio_free(pwm->gpio); ++ ++ jz4740_timer_stop(pwm->id); ++ ++ pwm->used = false; ++} ++ ++int pwm_config(struct pwm_device *pwm, int duty_ns, int period_ns) ++{ ++ unsigned long long tmp; ++ unsigned long period, duty; ++ unsigned int prescaler = 0; ++ unsigned int id = pwm->id; ++ uint16_t ctrl; ++ bool is_enabled; ++ ++ if (duty_ns < 0 || duty_ns > period_ns) ++ return -EINVAL; ++ ++ tmp = (unsigned long long)clk_get_rate(jz4740_pwm_clk) * period_ns; ++ do_div(tmp, 1000000000); ++ period = tmp; ++ ++ while (period > 0xffff && prescaler < 6) { ++ period >>= 2; ++ ++prescaler; ++ } ++ ++ if (prescaler == 6) ++ return -EINVAL; ++ ++ tmp = (unsigned long long)period * duty_ns; ++ do_div(tmp, period_ns); ++ duty = period - tmp; ++ ++ if (duty >= period) ++ duty = period - 1; ++ ++ is_enabled = jz4740_timer_is_enabled(id); ++ if (is_enabled) ++ pwm_disable(pwm); ++ ++ jz4740_timer_set_count(id, 0); ++ jz4740_timer_set_duty(id, duty); ++ jz4740_timer_set_period(id, period); ++ ++ ctrl = JZ_TIMER_CTRL_PRESCALER(prescaler) | JZ_TIMER_CTRL_SRC_EXT | ++ JZ_TIMER_CTRL_PWM_ABBRUPT_SHUTDOWN; ++ ++ jz4740_timer_set_ctrl(id, ctrl); ++ ++ if (is_enabled) ++ pwm_enable(pwm); ++ ++ return 0; ++} ++ ++int pwm_enable(struct pwm_device *pwm) ++{ ++ uint32_t ctrl = jz4740_timer_get_ctrl(pwm->id); ++ ++ ctrl |= JZ_TIMER_CTRL_PWM_ENABLE; ++ jz4740_timer_set_ctrl(pwm->id, ctrl); ++ jz4740_timer_enable(pwm->id); ++ ++ return 0; ++} ++ ++void pwm_disable(struct pwm_device *pwm) ++{ ++ uint32_t ctrl = jz4740_timer_get_ctrl(pwm->id); ++ ++ ctrl &= ~JZ_TIMER_CTRL_PWM_ENABLE; ++ jz4740_timer_disable(pwm->id); ++ jz4740_timer_set_ctrl(pwm->id, ctrl); ++} ++ ++static int __init jz4740_pwm_init(void) ++{ ++ int ret = 0; ++ ++ jz4740_pwm_clk = clk_get(NULL, "ext"); ++ ++ if (IS_ERR(jz4740_pwm_clk)) { ++ ret = PTR_ERR(jz4740_pwm_clk); ++ jz4740_pwm_clk = NULL; ++ } ++ ++ return ret; ++} ++subsys_initcall(jz4740_pwm_init); diff --git a/target/linux/xburst/patches-2.6.35/012-serial.patch b/target/linux/xburst/patches-2.6.35/012-serial.patch new file mode 100644 index 0000000..677ebf7 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/012-serial.patch @@ -0,0 +1,82 @@ +From d9d3dc9a5a28b2bbb82fedca63aadae8ca540e94 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:16 +0000 +Subject: [PATCH] MIPS: JZ4740: Add serial support + +The JZ4740 UART interface is almost 16550 compatible. +The UART module needs to be enabled by setting a bit in the FCR register +and it has support for receive timeout interrupts. Instead of adding yet +another machine specific quirk to the 8250 serial driver we provide a +serial_out implementation which sets the required additional flags. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1403/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/serial.c | 33 +++++++++++++++++++++++++++++++++ + arch/mips/jz4740/serial.h | 20 ++++++++++++++++++++ + 2 files changed, 53 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/serial.c + create mode 100644 arch/mips/jz4740/serial.h + +--- /dev/null ++++ b/arch/mips/jz4740/serial.c +@@ -0,0 +1,33 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 serial support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/io.h> ++#include <linux/serial_core.h> ++#include <linux/serial_reg.h> ++ ++void jz4740_serial_out(struct uart_port *p, int offset, int value) ++{ ++ switch (offset) { ++ case UART_FCR: ++ value |= 0x10; /* Enable uart module */ ++ break; ++ case UART_IER: ++ value |= (value & 0x4) << 2; ++ break; ++ default: ++ break; ++ } ++ writeb(value, p->membase + (offset << p->regshift)); ++} +--- /dev/null ++++ b/arch/mips/jz4740/serial.h +@@ -0,0 +1,20 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 serial support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __MIPS_JZ4740_SERIAL_H__ ++ ++void jz4740_serial_out(struct uart_port *p, int offset, int value); ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/013-prom.patch b/target/linux/xburst/patches-2.6.35/013-prom.patch new file mode 100644 index 0000000..937a935 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/013-prom.patch @@ -0,0 +1,89 @@ +From c615e4c64389ef138c6a13afa744e09134db2c82 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:17 +0000 +Subject: [PATCH] MIPS: JZ4740: Add prom support + +Add support for initializing arcs_cmdline on JZ4740 based machines and +provides a prom_putchar implementation. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1404/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/prom.c | 68 +++++++++++++++++++++++++++++++++++++++++++++++ + 1 files changed, 68 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/prom.c + +--- /dev/null ++++ b/arch/mips/jz4740/prom.c +@@ -0,0 +1,68 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC prom code ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/module.h> ++#include <linux/kernel.h> ++#include <linux/init.h> ++#include <linux/string.h> ++ ++#include <linux/serial_reg.h> ++ ++#include <asm/bootinfo.h> ++#include <asm/mach-jz4740/base.h> ++ ++void jz4740_init_cmdline(int argc, char *argv[]) ++{ ++ unsigned int count = COMMAND_LINE_SIZE - 1; ++ int i; ++ char *dst = &(arcs_cmdline[0]); ++ char *src; ++ ++ for (i = 1; i < argc && count; ++i) { ++ src = argv[i]; ++ while (*src && count) { ++ *dst++ = *src++; ++ --count; ++ } ++ *dst++ = ' '; ++ } ++ if (i > 1) ++ --dst; ++ ++ *dst = 0; ++} ++ ++void __init prom_init(void) ++{ ++ jz4740_init_cmdline((int)fw_arg0, (char **)fw_arg1); ++ mips_machtype = MACH_INGENIC_JZ4740; ++} ++ ++void __init prom_free_prom_memory(void) ++{ ++} ++ ++#define UART_REG(_reg) ((void __iomem *)CKSEG1ADDR(JZ4740_UART0_BASE_ADDR + (_reg << 2))) ++ ++void prom_putchar(char c) ++{ ++ uint8_t lsr; ++ ++ do { ++ lsr = readb(UART_REG(UART_LSR)); ++ } while ((lsr & UART_LSR_TEMT) == 0); ++ ++ writeb(c, UART_REG(UART_TX)); ++} diff --git a/target/linux/xburst/patches-2.6.35/014-platform-devices.patch b/target/linux/xburst/patches-2.6.35/014-platform-devices.patch new file mode 100644 index 0000000..d2c64d3 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/014-platform-devices.patch @@ -0,0 +1,352 @@ +From c7efc7b27ca91012c99618ad5efeec705671bd66 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:13:29 +0000 +Subject: [PATCH] MIPS: JZ4740: Add platform devices + +Add platform devices for all the JZ4740 platform drivers. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1469/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/platform.h | 36 ++++ + arch/mips/jz4740/platform.c | 291 ++++++++++++++++++++++++++ + 2 files changed, 327 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/platform.h + create mode 100644 arch/mips/jz4740/platform.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/platform.h +@@ -0,0 +1,36 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform device definitions ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++ ++#ifndef __JZ4740_PLATFORM_H ++#define __JZ4740_PLATFORM_H ++ ++#include <linux/platform_device.h> ++ ++extern struct platform_device jz4740_usb_ohci_device; ++extern struct platform_device jz4740_udc_device; ++extern struct platform_device jz4740_mmc_device; ++extern struct platform_device jz4740_rtc_device; ++extern struct platform_device jz4740_i2c_device; ++extern struct platform_device jz4740_nand_device; ++extern struct platform_device jz4740_framebuffer_device; ++extern struct platform_device jz4740_i2s_device; ++extern struct platform_device jz4740_pcm_device; ++extern struct platform_device jz4740_codec_device; ++extern struct platform_device jz4740_adc_device; ++ ++void jz4740_serial_device_register(void); ++ ++#endif +--- /dev/null ++++ b/arch/mips/jz4740/platform.c +@@ -0,0 +1,291 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 platform devices ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/device.h> ++#include <linux/init.h> ++#include <linux/kernel.h> ++#include <linux/platform_device.h> ++#include <linux/resource.h> ++ ++#include <linux/dma-mapping.h> ++ ++#include <asm/mach-jz4740/platform.h> ++#include <asm/mach-jz4740/base.h> ++#include <asm/mach-jz4740/irq.h> ++ ++#include <linux/serial_core.h> ++#include <linux/serial_8250.h> ++ ++#include "serial.h" ++#include "clock.h" ++ ++/* OHCI controller */ ++static struct resource jz4740_usb_ohci_resources[] = { ++ { ++ .start = JZ4740_UHC_BASE_ADDR, ++ .end = JZ4740_UHC_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_UHC, ++ .end = JZ4740_IRQ_UHC, ++ .flags = IORESOURCE_IRQ, ++ }, ++}; ++ ++struct platform_device jz4740_usb_ohci_device = { ++ .name = "jz4740-ohci", ++ .id = -1, ++ .dev = { ++ .dma_mask = &jz4740_usb_ohci_device.dev.coherent_dma_mask, ++ .coherent_dma_mask = DMA_BIT_MASK(32), ++ }, ++ .num_resources = ARRAY_SIZE(jz4740_usb_ohci_resources), ++ .resource = jz4740_usb_ohci_resources, ++}; ++ ++/* UDC (USB gadget controller) */ ++static struct resource jz4740_usb_gdt_resources[] = { ++ { ++ .start = JZ4740_UDC_BASE_ADDR, ++ .end = JZ4740_UDC_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_UDC, ++ .end = JZ4740_IRQ_UDC, ++ .flags = IORESOURCE_IRQ, ++ }, ++}; ++ ++struct platform_device jz4740_udc_device = { ++ .name = "jz-udc", ++ .id = -1, ++ .dev = { ++ .dma_mask = &jz4740_udc_device.dev.coherent_dma_mask, ++ .coherent_dma_mask = DMA_BIT_MASK(32), ++ }, ++ .num_resources = ARRAY_SIZE(jz4740_usb_gdt_resources), ++ .resource = jz4740_usb_gdt_resources, ++}; ++ ++/* MMC/SD controller */ ++static struct resource jz4740_mmc_resources[] = { ++ { ++ .start = JZ4740_MSC_BASE_ADDR, ++ .end = JZ4740_MSC_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_MSC, ++ .end = JZ4740_IRQ_MSC, ++ .flags = IORESOURCE_IRQ, ++ } ++}; ++ ++struct platform_device jz4740_mmc_device = { ++ .name = "jz4740-mmc", ++ .id = 0, ++ .dev = { ++ .dma_mask = &jz4740_mmc_device.dev.coherent_dma_mask, ++ .coherent_dma_mask = DMA_BIT_MASK(32), ++ }, ++ .num_resources = ARRAY_SIZE(jz4740_mmc_resources), ++ .resource = jz4740_mmc_resources, ++}; ++ ++/* RTC controller */ ++static struct resource jz4740_rtc_resources[] = { ++ { ++ .start = JZ4740_RTC_BASE_ADDR, ++ .end = JZ4740_RTC_BASE_ADDR + 0x38 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_RTC, ++ .end = JZ4740_IRQ_RTC, ++ .flags = IORESOURCE_IRQ, ++ }, ++}; ++ ++struct platform_device jz4740_rtc_device = { ++ .name = "jz4740-rtc", ++ .id = -1, ++ .num_resources = ARRAY_SIZE(jz4740_rtc_resources), ++ .resource = jz4740_rtc_resources, ++}; ++ ++/* I2C controller */ ++static struct resource jz4740_i2c_resources[] = { ++ { ++ .start = JZ4740_I2C_BASE_ADDR, ++ .end = JZ4740_I2C_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_I2C, ++ .end = JZ4740_IRQ_I2C, ++ .flags = IORESOURCE_IRQ, ++ } ++}; ++ ++struct platform_device jz4740_i2c_device = { ++ .name = "jz4740-i2c", ++ .id = 0, ++ .num_resources = ARRAY_SIZE(jz4740_i2c_resources), ++ .resource = jz4740_i2c_resources, ++}; ++ ++/* NAND controller */ ++static struct resource jz4740_nand_resources[] = { ++ { ++ .name = "mmio", ++ .start = JZ4740_EMC_BASE_ADDR, ++ .end = JZ4740_EMC_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .name = "bank", ++ .start = 0x18000000, ++ .end = 0x180C0000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++struct platform_device jz4740_nand_device = { ++ .name = "jz4740-nand", ++ .num_resources = ARRAY_SIZE(jz4740_nand_resources), ++ .resource = jz4740_nand_resources, ++}; ++ ++/* LCD controller */ ++static struct resource jz4740_framebuffer_resources[] = { ++ { ++ .start = JZ4740_LCD_BASE_ADDR, ++ .end = JZ4740_LCD_BASE_ADDR + 0x1000 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++struct platform_device jz4740_framebuffer_device = { ++ .name = "jz4740-fb", ++ .id = -1, ++ .num_resources = ARRAY_SIZE(jz4740_framebuffer_resources), ++ .resource = jz4740_framebuffer_resources, ++ .dev = { ++ .dma_mask = &jz4740_framebuffer_device.dev.coherent_dma_mask, ++ .coherent_dma_mask = DMA_BIT_MASK(32), ++ }, ++}; ++ ++/* I2S controller */ ++static struct resource jz4740_i2s_resources[] = { ++ { ++ .start = JZ4740_AIC_BASE_ADDR, ++ .end = JZ4740_AIC_BASE_ADDR + 0x38 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++struct platform_device jz4740_i2s_device = { ++ .name = "jz4740-i2s", ++ .id = -1, ++ .num_resources = ARRAY_SIZE(jz4740_i2s_resources), ++ .resource = jz4740_i2s_resources, ++}; ++ ++/* PCM */ ++struct platform_device jz4740_pcm_device = { ++ .name = "jz4740-pcm", ++ .id = -1, ++}; ++ ++/* Codec */ ++static struct resource jz4740_codec_resources[] = { ++ { ++ .start = JZ4740_AIC_BASE_ADDR + 0x80, ++ .end = JZ4740_AIC_BASE_ADDR + 0x88 - 1, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++struct platform_device jz4740_codec_device = { ++ .name = "jz4740-codec", ++ .id = -1, ++ .num_resources = ARRAY_SIZE(jz4740_codec_resources), ++ .resource = jz4740_codec_resources, ++}; ++ ++/* ADC controller */ ++static struct resource jz4740_adc_resources[] = { ++ { ++ .start = JZ4740_SADC_BASE_ADDR, ++ .end = JZ4740_SADC_BASE_ADDR + 0x30, ++ .flags = IORESOURCE_MEM, ++ }, ++ { ++ .start = JZ4740_IRQ_SADC, ++ .end = JZ4740_IRQ_SADC, ++ .flags = IORESOURCE_IRQ, ++ }, ++ { ++ .start = JZ4740_IRQ_ADC_BASE, ++ .end = JZ4740_IRQ_ADC_BASE, ++ .flags = IORESOURCE_IRQ, ++ }, ++}; ++ ++struct platform_device jz4740_adc_device = { ++ .name = "jz4740-adc", ++ .id = -1, ++ .num_resources = ARRAY_SIZE(jz4740_adc_resources), ++ .resource = jz4740_adc_resources, ++}; ++ ++/* Serial */ ++#define JZ4740_UART_DATA(_id) \ ++ { \ ++ .flags = UPF_SKIP_TEST | UPF_IOREMAP | UPF_FIXED_TYPE, \ ++ .iotype = UPIO_MEM, \ ++ .regshift = 2, \ ++ .serial_out = jz4740_serial_out, \ ++ .type = PORT_16550, \ ++ .mapbase = JZ4740_UART ## _id ## _BASE_ADDR, \ ++ .irq = JZ4740_IRQ_UART ## _id, \ ++ } ++ ++static struct plat_serial8250_port jz4740_uart_data[] = { ++ JZ4740_UART_DATA(0), ++ JZ4740_UART_DATA(1), ++ {}, ++}; ++ ++static struct platform_device jz4740_uart_device = { ++ .name = "serial8250", ++ .id = 0, ++ .dev = { ++ .platform_data = jz4740_uart_data, ++ }, ++}; ++ ++void jz4740_serial_device_register(void) ++{ ++ struct plat_serial8250_port *p; ++ ++ for (p = jz4740_uart_data; p->flags != 0; ++p) ++ p->uartclk = jz4740_clock_bdata.ext_rate; ++ ++ platform_device_register(&jz4740_uart_device); ++} diff --git a/target/linux/xburst/patches-2.6.35/015-kbuild.patch b/target/linux/xburst/patches-2.6.35/015-kbuild.patch new file mode 100644 index 0000000..d10b7ec --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/015-kbuild.patch @@ -0,0 +1,94 @@ +From a486767b412d7f19a02ef704cc60e4bc79404633 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 2 Jun 2010 21:10:30 +0200 +Subject: [PATCH] MIPS: JZ4740: Add Kbuild files + +This patch adds the Kbuild files for the JZ4740 architecture and adds JZ4740 +support to the MIPS Kbuild files. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +--- + arch/mips/Kconfig | 13 +++++++++++++ + arch/mips/Makefile | 6 ++++++ + arch/mips/jz4740/Kconfig | 8 ++++++++ + arch/mips/jz4740/Makefile | 18 ++++++++++++++++++ + 4 files changed, 45 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/Kconfig + create mode 100644 arch/mips/jz4740/Makefile + +--- a/arch/mips/Kconfig ++++ b/arch/mips/Kconfig +@@ -162,6 +162,18 @@ config MACH_JAZZ + Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and + Olivetti M700-10 workstations. + ++config MACH_JZ4740 ++ bool "Ingenic JZ4740 based machines" ++ select SYS_HAS_CPU_MIPS32_R1 ++ select SYS_SUPPORTS_32BIT_KERNEL ++ select SYS_SUPPORTS_LITTLE_ENDIAN ++ select DMA_NONCOHERENT ++ select IRQ_CPU ++ select GENERIC_GPIO ++ select ARCH_REQUIRE_GPIOLIB ++ select SYS_HAS_EARLY_PRINTK ++ select HAVE_PWM ++ + config LASAT + bool "LASAT Networks platforms" + select CEVT_R4K +@@ -686,6 +698,7 @@ endchoice + source "arch/mips/alchemy/Kconfig" + source "arch/mips/bcm63xx/Kconfig" + source "arch/mips/jazz/Kconfig" ++source "arch/mips/jz4740/Kconfig" + source "arch/mips/lasat/Kconfig" + source "arch/mips/pmc-sierra/Kconfig" + source "arch/mips/powertv/Kconfig" +--- a/arch/mips/Makefile ++++ b/arch/mips/Makefile +@@ -661,6 +661,12 @@ else + load-$(CONFIG_CPU_CAVIUM_OCTEON) += 0xffffffff81100000 + endif + ++# Ingenic JZ4740 ++# ++core-$(CONFIG_MACH_JZ4740) += arch/mips/jz4740/ ++cflags-$(CONFIG_MACH_JZ4740) += -I$(srctree)/arch/mips/include/asm/mach-jz4740 ++load-$(CONFIG_MACH_JZ4740) += 0xffffffff80010000 ++ + cflags-y += -I$(srctree)/arch/mips/include/asm/mach-generic + drivers-$(CONFIG_PCI) += arch/mips/pci/ + +--- /dev/null ++++ b/arch/mips/jz4740/Kconfig +@@ -0,0 +1,8 @@ ++choice ++ prompt "Machine type" ++ depends on MACH_JZ4740 ++ ++endchoice ++ ++config HAVE_PWM ++ bool +--- /dev/null ++++ b/arch/mips/jz4740/Makefile +@@ -0,0 +1,18 @@ ++# ++# Makefile for the Ingenic JZ4740. ++# ++ ++# Object file lists. ++ ++obj-y += prom.o irq.o time.o reset.o setup.o dma.o \ ++ gpio.o clock.o platform.o timer.o pwm.o serial.o ++ ++obj-$(CONFIG_DEBUG_FS) += clock-debugfs.o ++ ++# board specific support ++ ++# PM support ++ ++obj-$(CONFIG_PM) += pm.o ++ ++EXTRA_CFLAGS += -Werror -Wall diff --git a/target/linux/xburst/patches-2.6.35/020-add-qi_lb60-board-support.patch b/target/linux/xburst/patches-2.6.35/020-add-qi_lb60-board-support.patch new file mode 100644 index 0000000..ae5cbcd --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/020-add-qi_lb60-board-support.patch @@ -0,0 +1,551 @@ +From e0548316a6aa5b9fa0df8126a4f0f749fdc5176a Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:16:29 +0000 +Subject: [PATCH] MIPS: JZ4740: Add qi_lb60 board support + +Add support for the qi_lb60 (a.k.a QI Ben NanoNote) clamshell device. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1472/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/jz4740/Kconfig | 4 + + arch/mips/jz4740/Makefile | 2 + + arch/mips/jz4740/board-qi_lb60.c | 495 ++++++++++++++++++++++++++++++++++++++ + 3 files changed, 501 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/board-qi_lb60.c + +diff --git a/arch/mips/jz4740/Kconfig b/arch/mips/jz4740/Kconfig +index 8a5e850..3e7141f 100644 +--- a/arch/mips/jz4740/Kconfig ++++ b/arch/mips/jz4740/Kconfig +@@ -1,6 +1,10 @@ + choice + prompt "Machine type" + depends on MACH_JZ4740 ++ default JZ4740_QI_LB60 ++ ++config JZ4740_QI_LB60 ++ bool "Qi Hardware Ben NanoNote" + + endchoice + +diff --git a/arch/mips/jz4740/Makefile b/arch/mips/jz4740/Makefile +index a803ccb..a604eae 100644 +--- a/arch/mips/jz4740/Makefile ++++ b/arch/mips/jz4740/Makefile +@@ -11,6 +11,8 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs.o + + # board specific support + ++obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o ++ + # PM support + + obj-$(CONFIG_PM) += pm.o +diff --git a/arch/mips/jz4740/board-qi_lb60.c b/arch/mips/jz4740/board-qi_lb60.c +new file mode 100644 +index 0000000..d19732a +--- /dev/null ++++ b/arch/mips/jz4740/board-qi_lb60.c +@@ -0,0 +1,495 @@ ++/* ++ * linux/arch/mips/jz4740/board-qi_lb60.c ++ * ++ * QI_LB60 board support ++ * ++ * Copyright (c) 2009 Qi Hardware inc., ++ * Author: Xiangfu Liu <xiangfu@qi-hardware.com> ++ * Copyright 2010, Lars-Petrer Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 or later ++ * as published by the Free Software Foundation. ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/init.h> ++#include <linux/gpio.h> ++ ++#include <linux/input.h> ++#include <linux/gpio_keys.h> ++#include <linux/input/matrix_keypad.h> ++#include <linux/spi/spi.h> ++#include <linux/spi/spi_gpio.h> ++#include <linux/power_supply.h> ++#include <linux/power/jz4740-battery.h> ++#include <linux/power/gpio-charger.h> ++ ++#include <asm/mach-jz4740/jz4740_fb.h> ++#include <asm/mach-jz4740/jz4740_mmc.h> ++#include <asm/mach-jz4740/jz4740_nand.h> ++ ++#include <linux/regulator/fixed.h> ++#include <linux/regulator/machine.h> ++ ++#include <linux/leds_pwm.h> ++ ++#include <asm/mach-jz4740/platform.h> ++ ++#include "clock.h" ++ ++static bool is_avt2; ++ ++/* GPIOs */ ++#define QI_LB60_GPIO_SD_CD JZ_GPIO_PORTD(0) ++#define QI_LB60_GPIO_SD_VCC_EN_N JZ_GPIO_PORTD(2) ++ ++#define QI_LB60_GPIO_KEYOUT(x) (JZ_GPIO_PORTC(10) + (x)) ++#define QI_LB60_GPIO_KEYIN(x) (JZ_GPIO_PORTD(18) + (x)) ++#define QI_LB60_GPIO_KEYIN8 JZ_GPIO_PORTD(26) ++ ++/* NAND */ ++static struct nand_ecclayout qi_lb60_ecclayout_1gb = { ++/* .eccbytes = 36, ++ .eccpos = { ++ 6, 7, 8, 9, 10, 11, 12, 13, ++ 14, 15, 16, 17, 18, 19, 20, 21, ++ 22, 23, 24, 25, 26, 27, 28, 29, ++ 30, 31, 32, 33, 34, 35, 36, 37, ++ 38, 39, 40, 41 ++ },*/ ++ .oobfree = { ++ { .offset = 2, .length = 4 }, ++ { .offset = 42, .length = 22 } ++ }, ++}; ++ ++/* Early prototypes of the QI LB60 had only 1GB of NAND. ++ * In order to support these devices aswell the partition and ecc layout is ++ * initalized depending on the NAND size */ ++static struct mtd_partition qi_lb60_partitions_1gb[] = { ++ { ++ .name = "NAND BOOT partition", ++ .offset = 0 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { ++ .name = "NAND KERNEL partition", ++ .offset = 4 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { ++ .name = "NAND ROOTFS partition", ++ .offset = 8 * 0x100000, ++ .size = (504 + 512) * 0x100000, ++ }, ++}; ++ ++static struct nand_ecclayout qi_lb60_ecclayout_2gb = { ++/* .eccbytes = 72, ++ .eccpos = { ++ 12, 13, 14, 15, 16, 17, 18, 19, ++ 20, 21, 22, 23, 24, 25, 26, 27, ++ 28, 29, 30, 31, 32, 33, 34, 35, ++ 36, 37, 38, 39, 40, 41, 42, 43, ++ 44, 45, 46, 47, 48, 49, 50, 51, ++ 52, 53, 54, 55, 56, 57, 58, 59, ++ 60, 61, 62, 63, 64, 65, 66, 67, ++ 68, 69, 70, 71, 72, 73, 74, 75, ++ 76, 77, 78, 79, 80, 81, 82, 83 ++ },*/ ++ .oobfree = { ++ { .offset = 2, .length = 10 }, ++ { .offset = 84, .length = 44 }, ++ }, ++}; ++ ++static struct mtd_partition qi_lb60_partitions_2gb[] = { ++ { ++ .name = "NAND BOOT partition", ++ .offset = 0 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { ++ .name = "NAND KERNEL partition", ++ .offset = 4 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { ++ .name = "NAND ROOTFS partition", ++ .offset = 8 * 0x100000, ++ .size = (504 + 512 + 1024) * 0x100000, ++ }, ++}; ++ ++static void qi_lb60_nand_ident(struct platform_device *pdev, ++ struct nand_chip *chip, struct mtd_partition **partitions, ++ int *num_partitions) ++{ ++ if (chip->page_shift == 12) { ++ chip->ecc.layout = &qi_lb60_ecclayout_2gb; ++ *partitions = qi_lb60_partitions_2gb; ++ *num_partitions = ARRAY_SIZE(qi_lb60_partitions_2gb); ++ } else { ++ chip->ecc.layout = &qi_lb60_ecclayout_1gb; ++ *partitions = qi_lb60_partitions_1gb; ++ *num_partitions = ARRAY_SIZE(qi_lb60_partitions_1gb); ++ } ++} ++ ++static struct jz_nand_platform_data qi_lb60_nand_pdata = { ++ .ident_callback = qi_lb60_nand_ident, ++ .busy_gpio = 94, ++}; ++ ++/* Keyboard*/ ++ ++#define KEY_QI_QI KEY_F13 ++#define KEY_QI_UPRED KEY_RIGHTALT ++#define KEY_QI_VOLUP KEY_VOLUMEUP ++#define KEY_QI_VOLDOWN KEY_VOLUMEDOWN ++#define KEY_QI_FN KEY_LEFTCTRL ++ ++static const uint32_t qi_lb60_keymap[] = { ++ KEY(0, 0, KEY_F1), /* S2 */ ++ KEY(0, 1, KEY_F2), /* S3 */ ++ KEY(0, 2, KEY_F3), /* S4 */ ++ KEY(0, 3, KEY_F4), /* S5 */ ++ KEY(0, 4, KEY_F5), /* S6 */ ++ KEY(0, 5, KEY_F6), /* S7 */ ++ KEY(0, 6, KEY_F7), /* S8 */ ++ ++ KEY(1, 0, KEY_Q), /* S10 */ ++ KEY(1, 1, KEY_W), /* S11 */ ++ KEY(1, 2, KEY_E), /* S12 */ ++ KEY(1, 3, KEY_R), /* S13 */ ++ KEY(1, 4, KEY_T), /* S14 */ ++ KEY(1, 5, KEY_Y), /* S15 */ ++ KEY(1, 6, KEY_U), /* S16 */ ++ KEY(1, 7, KEY_I), /* S17 */ ++ KEY(2, 0, KEY_A), /* S18 */ ++ KEY(2, 1, KEY_S), /* S19 */ ++ KEY(2, 2, KEY_D), /* S20 */ ++ KEY(2, 3, KEY_F), /* S21 */ ++ KEY(2, 4, KEY_G), /* S22 */ ++ KEY(2, 5, KEY_H), /* S23 */ ++ KEY(2, 6, KEY_J), /* S24 */ ++ KEY(2, 7, KEY_K), /* S25 */ ++ KEY(3, 0, KEY_ESC), /* S26 */ ++ KEY(3, 1, KEY_Z), /* S27 */ ++ KEY(3, 2, KEY_X), /* S28 */ ++ KEY(3, 3, KEY_C), /* S29 */ ++ KEY(3, 4, KEY_V), /* S30 */ ++ KEY(3, 5, KEY_B), /* S31 */ ++ KEY(3, 6, KEY_N), /* S32 */ ++ KEY(3, 7, KEY_M), /* S33 */ ++ KEY(4, 0, KEY_TAB), /* S34 */ ++ KEY(4, 1, KEY_CAPSLOCK), /* S35 */ ++ KEY(4, 2, KEY_BACKSLASH), /* S36 */ ++ KEY(4, 3, KEY_APOSTROPHE), /* S37 */ ++ KEY(4, 4, KEY_COMMA), /* S38 */ ++ KEY(4, 5, KEY_DOT), /* S39 */ ++ KEY(4, 6, KEY_SLASH), /* S40 */ ++ KEY(4, 7, KEY_UP), /* S41 */ ++ KEY(5, 0, KEY_O), /* S42 */ ++ KEY(5, 1, KEY_L), /* S43 */ ++ KEY(5, 2, KEY_EQUAL), /* S44 */ ++ KEY(5, 3, KEY_QI_UPRED), /* S45 */ ++ KEY(5, 4, KEY_SPACE), /* S46 */ ++ KEY(5, 5, KEY_QI_QI), /* S47 */ ++ KEY(5, 6, KEY_RIGHTCTRL), /* S48 */ ++ KEY(5, 7, KEY_LEFT), /* S49 */ ++ KEY(6, 0, KEY_F8), /* S50 */ ++ KEY(6, 1, KEY_P), /* S51 */ ++ KEY(6, 2, KEY_BACKSPACE),/* S52 */ ++ KEY(6, 3, KEY_ENTER), /* S53 */ ++ KEY(6, 4, KEY_QI_VOLUP), /* S54 */ ++ KEY(6, 5, KEY_QI_VOLDOWN), /* S55 */ ++ KEY(6, 6, KEY_DOWN), /* S56 */ ++ KEY(6, 7, KEY_RIGHT), /* S57 */ ++ ++ KEY(7, 0, KEY_LEFTSHIFT), /* S58 */ ++ KEY(7, 1, KEY_LEFTALT), /* S59 */ ++ KEY(7, 2, KEY_QI_FN), /* S60 */ ++}; ++ ++static const struct matrix_keymap_data qi_lb60_keymap_data = { ++ .keymap = qi_lb60_keymap, ++ .keymap_size = ARRAY_SIZE(qi_lb60_keymap), ++}; ++ ++static const unsigned int qi_lb60_keypad_cols[] = { ++ QI_LB60_GPIO_KEYOUT(0), ++ QI_LB60_GPIO_KEYOUT(1), ++ QI_LB60_GPIO_KEYOUT(2), ++ QI_LB60_GPIO_KEYOUT(3), ++ QI_LB60_GPIO_KEYOUT(4), ++ QI_LB60_GPIO_KEYOUT(5), ++ QI_LB60_GPIO_KEYOUT(6), ++ QI_LB60_GPIO_KEYOUT(7), ++}; ++ ++static const unsigned int qi_lb60_keypad_rows[] = { ++ QI_LB60_GPIO_KEYIN(0), ++ QI_LB60_GPIO_KEYIN(1), ++ QI_LB60_GPIO_KEYIN(2), ++ QI_LB60_GPIO_KEYIN(3), ++ QI_LB60_GPIO_KEYIN(4), ++ QI_LB60_GPIO_KEYIN(5), ++ QI_LB60_GPIO_KEYIN(7), ++ QI_LB60_GPIO_KEYIN8, ++}; ++ ++static struct matrix_keypad_platform_data qi_lb60_pdata = { ++ .keymap_data = &qi_lb60_keymap_data, ++ .col_gpios = qi_lb60_keypad_cols, ++ .row_gpios = qi_lb60_keypad_rows, ++ .num_col_gpios = ARRAY_SIZE(qi_lb60_keypad_cols), ++ .num_row_gpios = ARRAY_SIZE(qi_lb60_keypad_rows), ++ .col_scan_delay_us = 10, ++ .debounce_ms = 10, ++ .wakeup = 1, ++ .active_low = 1, ++}; ++ ++static struct platform_device qi_lb60_keypad = { ++ .name = "matrix-keypad", ++ .id = -1, ++ .dev = { ++ .platform_data = &qi_lb60_pdata, ++ }, ++}; ++ ++/* Display */ ++static struct fb_videomode qi_lb60_video_modes[] = { ++ { ++ .name = "320x240", ++ .xres = 320, ++ .yres = 240, ++ .refresh = 30, ++ .left_margin = 140, ++ .right_margin = 273, ++ .upper_margin = 20, ++ .lower_margin = 2, ++ .hsync_len = 1, ++ .vsync_len = 1, ++ .sync = 0, ++ .vmode = FB_VMODE_NONINTERLACED, ++ }, ++}; ++ ++static struct jz4740_fb_platform_data qi_lb60_fb_pdata = { ++ .width = 60, ++ .height = 45, ++ .num_modes = ARRAY_SIZE(qi_lb60_video_modes), ++ .modes = qi_lb60_video_modes, ++ .bpp = 24, ++ .lcd_type = JZ_LCD_TYPE_8BIT_SERIAL, ++ .pixclk_falling_edge = 1, ++}; ++ ++struct spi_gpio_platform_data spigpio_platform_data = { ++ .sck = JZ_GPIO_PORTC(23), ++ .mosi = JZ_GPIO_PORTC(22), ++ .miso = -1, ++ .num_chipselect = 1, ++}; ++ ++static struct platform_device spigpio_device = { ++ .name = "spi_gpio", ++ .id = 1, ++ .dev = { ++ .platform_data = &spigpio_platform_data, ++ }, ++}; ++ ++static struct spi_board_info qi_lb60_spi_board_info[] = { ++ { ++ .modalias = "ili8960", ++ .controller_data = (void *)JZ_GPIO_PORTC(21), ++ .chip_select = 0, ++ .bus_num = 1, ++ .max_speed_hz = 30 * 1000, ++ .mode = SPI_3WIRE, ++ }, ++}; ++ ++/* Battery */ ++static struct jz_battery_platform_data qi_lb60_battery_pdata = { ++ .gpio_charge = JZ_GPIO_PORTC(27), ++ .gpio_charge_active_low = 1, ++ .info = { ++ .name = "battery", ++ .technology = POWER_SUPPLY_TECHNOLOGY_LIPO, ++ .voltage_max_design = 4200000, ++ .voltage_min_design = 3600000, ++ }, ++}; ++ ++/* GPIO Key: power */ ++static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = { ++ [0] = { ++ .code = KEY_POWER, ++ .gpio = JZ_GPIO_PORTD(29), ++ .active_low = 1, ++ .desc = "Power", ++ .wakeup = 1, ++ }, ++}; ++ ++static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = { ++ .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons), ++ .buttons = qi_lb60_gpio_keys_buttons, ++}; ++ ++static struct platform_device qi_lb60_gpio_keys = { ++ .name = "gpio-keys", ++ .id = -1, ++ .dev = { ++ .platform_data = &qi_lb60_gpio_keys_data, ++ } ++}; ++ ++static struct jz4740_mmc_platform_data qi_lb60_mmc_pdata = { ++ .gpio_card_detect = QI_LB60_GPIO_SD_CD, ++ .gpio_read_only = -1, ++ .gpio_power = QI_LB60_GPIO_SD_VCC_EN_N, ++ .power_active_low = 1, ++}; ++ ++/* OHCI */ ++static struct regulator_consumer_supply avt2_usb_regulator_consumer = ++ REGULATOR_SUPPLY("vbus", "jz4740-ohci"); ++ ++static struct regulator_init_data avt2_usb_regulator_init_data = { ++ .num_consumer_supplies = 1, ++ .consumer_supplies = &avt2_usb_regulator_consumer, ++ .constraints = { ++ .name = "USB power", ++ .min_uV = 5000000, ++ .max_uV = 5000000, ++ .valid_modes_mask = REGULATOR_MODE_NORMAL, ++ .valid_ops_mask = REGULATOR_CHANGE_STATUS, ++ }, ++}; ++ ++static struct fixed_voltage_config avt2_usb_regulator_data = { ++ .supply_name = "USB power", ++ .microvolts = 5000000, ++ .gpio = JZ_GPIO_PORTB(17), ++ .init_data = &avt2_usb_regulator_init_data, ++}; ++ ++static struct platform_device avt2_usb_regulator_device = { ++ .name = "reg-fixed-voltage", ++ .id = -1, ++ .dev = { ++ .platform_data = &avt2_usb_regulator_data, ++ } ++}; ++ ++/* beeper */ ++static struct platform_device qi_lb60_pwm_beeper = { ++ .name = "pwm-beeper", ++ .id = -1, ++ .dev = { ++ .platform_data = (void *)4, ++ }, ++}; ++ ++/* charger */ ++static char *qi_lb60_batteries[] = { ++ "battery", ++}; ++ ++static struct gpio_charger_platform_data qi_lb60_charger_pdata = { ++ .name = "usb", ++ .type = POWER_SUPPLY_TYPE_USB, ++ .gpio = JZ_GPIO_PORTD(28), ++ .gpio_active_low = 1, ++ .batteries = qi_lb60_batteries, ++ .num_batteries = ARRAY_SIZE(qi_lb60_batteries), ++}; ++ ++static struct platform_device qi_lb60_charger_device = { ++ .name = "gpio-charger", ++ .dev = { ++ .platform_data = &qi_lb60_charger_pdata, ++ }, ++}; ++ ++ ++static struct platform_device *jz_platform_devices[] __initdata = { ++ &jz4740_udc_device, ++ &jz4740_mmc_device, ++ &jz4740_nand_device, ++ &qi_lb60_keypad, ++ &spigpio_device, ++ &jz4740_framebuffer_device, ++ &jz4740_pcm_device, ++ &jz4740_i2s_device, ++ &jz4740_codec_device, ++ &jz4740_rtc_device, ++ &jz4740_adc_device, ++ &qi_lb60_gpio_keys, ++ &qi_lb60_pwm_beeper, ++ &qi_lb60_charger_device, ++}; ++ ++static void __init board_gpio_setup(void) ++{ ++ /* We only need to enable/disable pullup here for pins used in generic ++ * drivers. Everything else is done by the drivers themselfs. */ ++ jz_gpio_disable_pullup(QI_LB60_GPIO_SD_VCC_EN_N); ++ jz_gpio_disable_pullup(QI_LB60_GPIO_SD_CD); ++} ++ ++static int __init qi_lb60_init_platform_devices(void) ++{ ++ jz4740_framebuffer_device.dev.platform_data = &qi_lb60_fb_pdata; ++ jz4740_nand_device.dev.platform_data = &qi_lb60_nand_pdata; ++ jz4740_adc_device.dev.platform_data = &qi_lb60_battery_pdata; ++ jz4740_mmc_device.dev.platform_data = &qi_lb60_mmc_pdata; ++ ++ jz4740_serial_device_register(); ++ ++ spi_register_board_info(qi_lb60_spi_board_info, ++ ARRAY_SIZE(qi_lb60_spi_board_info)); ++ ++ if (is_avt2) { ++ platform_device_register(&avt2_usb_regulator_device); ++ platform_device_register(&jz4740_usb_ohci_device); ++ } ++ ++ return platform_add_devices(jz_platform_devices, ++ ARRAY_SIZE(jz_platform_devices)); ++ ++} ++ ++struct jz4740_clock_board_data jz4740_clock_bdata = { ++ .ext_rate = 12000000, ++ .rtc_rate = 32768, ++}; ++ ++static __init int board_avt2(char *str) ++{ ++ qi_lb60_mmc_pdata.card_detect_active_low = 1; ++ is_avt2 = true; ++ ++ return 1; ++} ++__setup("avt2", board_avt2); ++ ++static int __init qi_lb60_board_setup(void) ++{ ++ printk(KERN_INFO "Qi Hardware JZ4740 QI %s setup\n", ++ is_avt2 ? "AVT2" : "LB60"); ++ ++ board_gpio_setup(); ++ ++ if (qi_lb60_init_platform_devices()) ++ panic("Failed to initalize platform devices\n"); ++ ++ return 0; ++} ++arch_initcall(qi_lb60_board_setup); +-- +1.5.6.5 + diff --git a/target/linux/xburst/patches-2.6.35/021-add-n516-board-support.patch b/target/linux/xburst/patches-2.6.35/021-add-n516-board-support.patch new file mode 100644 index 0000000..3093748 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/021-add-n516-board-support.patch @@ -0,0 +1,684 @@ +From c260fa2e5fe9699824190555e075d6c1157d5f36 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 17:25:01 +0200 +Subject: [PATCH] Add n516 board support + +--- + arch/mips/include/asm/mach-jz4740/board-n516.h | 39 +++ + arch/mips/jz4740/Kconfig | 4 + + arch/mips/jz4740/Makefile | 1 + + arch/mips/jz4740/board-n516-display.c | 394 ++++++++++++++++++++++++ + arch/mips/jz4740/board-n516.c | 203 ++++++++++++ + 5 files changed, 641 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/board-n516.h + create mode 100644 arch/mips/jz4740/board-n516-display.c + create mode 100644 arch/mips/jz4740/board-n516.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/board-n516.h +@@ -0,0 +1,39 @@ ++/* ++ * linux/include/asm-mips/mach-jz4740/board-n516.h ++ * ++ * JZ4730-based N516 board definition. ++ * ++ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License as published by ++ * the Free Software Foundation; either version 2 of the License, or ++ * (at your option) any later version. ++ */ ++ ++#ifndef __ASM_JZ4740_N516_H__ ++#define __ASM_JZ4740_N516_H__ ++ ++#include <asm/mach-jz4740/gpio.h> ++ ++/* ++ * GPIO ++ */ ++#define GPIO_SD_VCC_EN_N JZ_GPIO_PORTD(17) ++#define GPIO_SD_CD_N JZ_GPIO_PORTD(7) ++#define GPIO_SD_WP JZ_GPIO_PORTD(15) ++#define GPIO_USB_DETECT JZ_GPIO_PORTD(19) ++#define GPIO_CHARG_STAT_N JZ_GPIO_PORTD(16) ++#define GPIO_LED_ENABLE JZ_GPIO_PORTD(28) ++#define GPIO_LPC_INT JZ_GPIO_PORTD(14) ++#define GPIO_HPHONE_DETECT JZ_GPIO_PORTD(20) ++#define GPIO_SPEAKER_ENABLE JZ_GPIO_PORTD(21) ++ ++/* Display */ ++#define GPIO_DISPLAY_RST_L JZ_GPIO_PORTB(18) ++#define GPIO_DISPLAY_RDY JZ_GPIO_PORTB(17) ++#define GPIO_DISPLAY_STBY JZ_GPIO_PORTC(22) ++#define GPIO_DISPLAY_ERR JZ_GPIO_PORTC(23) ++#define GPIO_DISPLAY_OFF_N JZ_GPIO_PORTD(1) ++ ++#endif /* __ASM_JZ4740_N516_H__ */ +--- a/arch/mips/jz4740/Kconfig ++++ b/arch/mips/jz4740/Kconfig +@@ -6,6 +6,10 @@ choice + config JZ4740_QI_LB60 + bool "Qi Hardware Ben NanoNote" + ++config JZ4740_N516 ++ bool "Hanvon n516 eBook reader" ++ select SOC_JZ4740 ++ + endchoice + + config HAVE_PWM +--- a/arch/mips/jz4740/Makefile ++++ b/arch/mips/jz4740/Makefile +@@ -12,6 +12,7 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs. + # board specific support + + obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o ++obj-$(CONFIG_JZ4740_N516) += board-n516.o board-n516-display.o + + # PM support + +--- /dev/null ++++ b/arch/mips/jz4740/board-n516-display.c +@@ -0,0 +1,394 @@ ++/* ++ * board-n516-display.c -- Platform device for N516 display ++ * ++ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com> ++ * ++ * This file is subject to the terms and conditions of the GNU General Public ++ * License. See the file COPYING in the main directory of this archive for ++ * more details. ++ */ ++ ++#include <linux/module.h> ++#include <linux/kernel.h> ++#include <linux/errno.h> ++#include <linux/string.h> ++#include <linux/delay.h> ++#include <linux/interrupt.h> ++#include <linux/fb.h> ++#include <linux/init.h> ++#include <linux/platform_device.h> ++#include <linux/irq.h> ++#include <linux/gpio.h> ++ ++#include <asm/mach-jz4740/jz4740_fb.h> ++ ++#include <asm/mach-jz4740/platform.h> ++#include <asm/mach-jz4740/board-n516.h> ++ ++#include <video/metronomefb.h> ++#include <linux/console.h> ++ ++static struct fb_videomode n516_fb_modes[] = { ++ [0] = { ++ .name = "Metronome 800x600", ++ .refresh = 50, ++ .xres = 400, ++ .yres = 624, ++ .hsync_len = 31, ++ .vsync_len = 23, ++ .right_margin = 31, ++ .left_margin = 5, ++ .upper_margin = 1, ++ .lower_margin = 2, ++ .sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT, ++ }, ++}; ++ ++static struct jz4740_fb_platform_data n516_fb_pdata = { ++ .num_modes = ARRAY_SIZE(n516_fb_modes), ++ .modes = n516_fb_modes, ++ .bpp = 16, ++ .lcd_type = JZ_LCD_TYPE_GENERIC_16_BIT, ++}; ++ ++struct n516_board_info { ++ uint8_t *metromem; ++ size_t wfm_size; ++ struct fb_info *host_fbinfo; /* the host LCD controller's fbi */ ++ unsigned int fw; ++ unsigned int fh; ++}; ++ ++static struct platform_device *n516_device; ++static struct n516_board_info n516_board_info; ++ ++static int metronome_gpios[] = { ++ GPIO_DISPLAY_STBY, ++ GPIO_DISPLAY_RST_L, ++ GPIO_DISPLAY_RDY, ++ GPIO_DISPLAY_ERR, ++/* GPIO_DISPLAY_OFF_N,*/ ++}; ++ ++static const char *metronome_gpio_names[] = { ++ "Metronome STDBY", ++ "Metronome RST", ++ "Metronome RDY", ++ "Metronome ERR", ++/* "Metronone OFF",*/ ++}; ++ ++static int n516_enable_hostfb(bool enable) ++{ ++ int ret; ++ int blank = enable ? FB_BLANK_UNBLANK : FB_BLANK_POWERDOWN; ++ ++ acquire_console_sem(); ++ ret = fb_blank(n516_board_info.host_fbinfo, blank); ++ release_console_sem(); ++ ++ return ret; ++} ++ ++static int n516_init_metronome_gpios(struct metronomefb_par *par) ++{ ++ int i; ++ int ret; ++ ++ for (i = 0; i < ARRAY_SIZE(metronome_gpios); ++i) { ++ ret = gpio_request(metronome_gpios[i], metronome_gpio_names[i]); ++ if (ret) ++ goto err; ++ } ++ ++ gpio_direction_output(GPIO_DISPLAY_OFF_N, 0); ++ gpio_direction_output(GPIO_DISPLAY_RST_L, 0); ++ gpio_direction_output(GPIO_DISPLAY_STBY, 0); ++ gpio_direction_input(GPIO_DISPLAY_RDY); ++ gpio_direction_input(GPIO_DISPLAY_ERR); ++ ++ return 0; ++err: ++ for (--i; i >= 0; --i) ++ gpio_free(metronome_gpios[i]); ++ ++ return ret; ++} ++ ++static int n516_share_video_mem(struct fb_info *info) ++{ ++ int ret; ++ ++ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__); ++ dev_dbg(&n516_device->dev, "%s, info->var.xres = %u, info->var.yres = %u\n", __func__, info->var.xres, info->var.yres); ++ /* rough check if this is our desired fb and not something else */ ++ if ((info->var.xres != n516_fb_pdata.modes[0].xres) ++ || (info->var.yres != n516_fb_pdata.modes[0].yres)) ++ return 0; ++ ++ /* we've now been notified that we have our new fb */ ++ n516_board_info.metromem = info->screen_base; ++ n516_board_info.host_fbinfo = info; ++ ++ n516_enable_hostfb(false); ++ /* try to refcount host drv since we are the consumer after this */ ++ if (!try_module_get(info->fbops->owner)) ++ return -ENODEV; ++ ++ /* this _add binds metronomefb to n516. metronomefb refcounts n516 */ ++ ret = platform_device_add(n516_device); ++ ++ if (ret) { ++ platform_device_put(n516_device); ++ return ret; ++ } ++ ++ /* request our platform independent driver */ ++ request_module("metronomefb"); ++ ++ return 0; ++} ++ ++static int n516_unshare_video_mem(struct fb_info *info) ++{ ++ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__); ++ ++ if (info != n516_board_info.host_fbinfo) ++ return 0; ++ ++ module_put(n516_board_info.host_fbinfo->fbops->owner); ++ return 0; ++} ++ ++static int n516_fb_notifier_callback(struct notifier_block *self, ++ unsigned long event, void *data) ++{ ++ struct fb_event *evdata = data; ++ struct fb_info *info = evdata->info; ++ ++ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__); ++ ++ if (event == FB_EVENT_FB_REGISTERED) ++ return n516_share_video_mem(info); ++ else if (event == FB_EVENT_FB_UNREGISTERED) ++ return n516_unshare_video_mem(info); ++ ++ return 0; ++} ++ ++static struct notifier_block n516_fb_notif = { ++ .notifier_call = n516_fb_notifier_callback, ++}; ++ ++/* this gets called as part of our init. these steps must be done now so ++ * that we can use set_pxa_fb_info */ ++static void __init n516_presetup_fb(void) ++{ ++ int padding_size; ++ int totalsize; ++ ++ /* the frame buffer is divided as follows: ++ command | CRC | padding ++ 16kb waveform data | CRC | padding ++ image data | CRC ++ */ ++ ++ n516_board_info.fw = 800; ++ n516_board_info.fh = 624; ++ ++ /* waveform must be 16k + 2 for checksum */ ++ n516_board_info.wfm_size = roundup(16*1024 + 2, n516_board_info.fw); ++ ++ padding_size = PAGE_SIZE + (4 * n516_board_info.fw); ++ ++ /* total is 1 cmd , 1 wfm, padding and image */ ++ totalsize = n516_board_info.fw + n516_board_info.wfm_size; ++ totalsize += padding_size + (n516_board_info.fw*n516_board_info.fh); ++ ++ /* save this off because we're manipulating fw after this and ++ * we'll need it when we're ready to setup the framebuffer */ ++ ++ /* the reason we do this adjustment is because we want to acquire ++ * more framebuffer memory without imposing custom awareness on the ++ * underlying driver */ ++ n516_fb_pdata.modes[0].yres = DIV_ROUND_UP(totalsize, n516_board_info.fw); ++ ++ jz4740_framebuffer_device.dev.platform_data = &n516_fb_pdata; ++ platform_device_register(&jz4740_framebuffer_device); ++} ++ ++/* this gets called by metronomefb as part of its init, in our case, we ++ * have already completed initial framebuffer init in presetup_fb so we ++ * can just setup the fb access pointers */ ++static int n516_setup_fb(struct metronomefb_par *par) ++{ ++ /* metromem was set up by the notifier in share_video_mem so now ++ * we can use its value to calculate the other entries */ ++ par->metromem_cmd = (struct metromem_cmd *) n516_board_info.metromem; ++ par->metromem_wfm = n516_board_info.metromem + n516_board_info.fw; ++ par->metromem_img = par->metromem_wfm + n516_board_info.wfm_size; ++ par->metromem_img_csum = (u16 *) (par->metromem_img + (n516_board_info.fw * n516_board_info.fh)); ++ par->metromem_dma = n516_board_info.host_fbinfo->fix.smem_start; ++ ++ return 0; ++} ++ ++static int n516_get_panel_type(void) ++{ ++ return 5; ++} ++ ++static irqreturn_t n516_handle_irq(int irq, void *dev_id) ++{ ++ struct metronomefb_par *par = dev_id; ++ ++ dev_dbg(&par->pdev->dev, "Metronome IRQ! RDY=%d\n", gpio_get_value(GPIO_DISPLAY_RDY)); ++ wake_up_all(&par->waitq); ++ ++ return IRQ_HANDLED; ++} ++ ++static void n516_power_ctl(struct metronomefb_par *par, int cmd) ++{ ++ switch (cmd) { ++ case METRONOME_POWER_OFF: ++ gpio_set_value(GPIO_DISPLAY_OFF_N, 1); ++ n516_enable_hostfb(false); ++ break; ++ case METRONOME_POWER_ON: ++ gpio_set_value(GPIO_DISPLAY_OFF_N, 0); ++ n516_enable_hostfb(true); ++ break; ++ } ++} ++ ++static int n516_get_rdy(struct metronomefb_par *par) ++{ ++ return gpio_get_value(GPIO_DISPLAY_RDY); ++} ++ ++static int n516_get_err(struct metronomefb_par *par) ++{ ++ return gpio_get_value(GPIO_DISPLAY_ERR); ++} ++ ++static int n516_setup_irq(struct fb_info *info) ++{ ++ int ret; ++ ++ dev_dbg(&n516_device->dev, "ENTER %s\n", __func__); ++ ++ ret = request_irq(gpio_to_irq(GPIO_DISPLAY_RDY), n516_handle_irq, ++ IRQF_TRIGGER_RISING, ++ "n516", info->par); ++ if (ret) ++ dev_err(&n516_device->dev, "request_irq failed: %d\n", ret); ++ ++ return ret; ++} ++ ++static void n516_set_rst(struct metronomefb_par *par, int state) ++{ ++ dev_dbg(&n516_device->dev, "ENTER %s, RDY=%d\n", __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ if (state) ++ gpio_set_value(GPIO_DISPLAY_RST_L, 1); ++ else ++ gpio_set_value(GPIO_DISPLAY_RST_L, 0); ++} ++ ++static void n516_set_stdby(struct metronomefb_par *par, int state) ++{ ++ dev_dbg(&n516_device->dev, "ENTER %s, RDY=%d\n", __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ if (state) ++ gpio_set_value(GPIO_DISPLAY_STBY, 1); ++ else ++ gpio_set_value(GPIO_DISPLAY_STBY, 0); ++} ++ ++static int n516_wait_event(struct metronomefb_par *par) ++{ ++ unsigned long timeout = jiffies + HZ / 20; ++ ++ dev_dbg(&n516_device->dev, "ENTER1 %s, RDY=%d\n", ++ __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ while (n516_get_rdy(par) && time_before(jiffies, timeout)) ++ schedule(); ++ ++ dev_dbg(&n516_device->dev, "ENTER2 %s, RDY=%d\n", ++ __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ return wait_event_timeout(par->waitq, ++ n516_get_rdy(par), HZ * 2) ? 0 : -EIO; ++} ++ ++static int n516_wait_event_intr(struct metronomefb_par *par) ++{ ++ unsigned long timeout = jiffies + HZ/20; ++ ++ dev_dbg(&n516_device->dev, "ENTER1 %s, RDY=%d\n", ++ __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ while (n516_get_rdy(par) && time_before(jiffies, timeout)) ++ schedule(); ++ ++ dev_dbg(&n516_device->dev, "ENTER2 %s, RDY=%d\n", ++ __func__, gpio_get_value(GPIO_DISPLAY_RDY)); ++ return wait_event_interruptible_timeout(par->waitq, ++ n516_get_rdy(par), HZ * 2) ? 0 : -EIO; ++} ++ ++static void n516_cleanup(struct metronomefb_par *par) ++{ ++ int i; ++ ++ free_irq(gpio_to_irq(GPIO_DISPLAY_RDY), par); ++ for (i = 0; i < ARRAY_SIZE(metronome_gpios); ++i) ++ gpio_free(metronome_gpios[i]); ++} ++ ++static struct metronome_board n516_board __initdata = { ++ .owner = THIS_MODULE, ++ .power_ctl = n516_power_ctl, ++ .setup_irq = n516_setup_irq, ++ .setup_io = n516_init_metronome_gpios, ++ .setup_fb = n516_setup_fb, ++ .set_rst = n516_set_rst, ++ .get_err = n516_get_err, ++ .get_rdy = n516_get_rdy, ++ .set_stdby = n516_set_stdby, ++ .met_wait_event = n516_wait_event, ++ .met_wait_event_intr = n516_wait_event_intr, ++ .get_panel_type = n516_get_panel_type, ++ .cleanup = n516_cleanup, ++}; ++ ++static int __init n516_init(void) ++{ ++ int ret; ++ ++ /* Keep the metronome off, until its driver is loaded */ ++ ret = gpio_request(GPIO_DISPLAY_OFF_N, "Display off"); ++ if (ret) ++ return ret; ++ ++ gpio_direction_output(GPIO_DISPLAY_OFF_N, 1); ++ ++ /* before anything else, we request notification for any fb ++ * creation events */ ++ fb_register_client(&n516_fb_notif); ++ ++ n516_device = platform_device_alloc("metronomefb", -1); ++ if (!n516_device) ++ return -ENOMEM; ++ ++ /* the n516_board that will be seen by metronomefb is a copy */ ++ platform_device_add_data(n516_device, &n516_board, ++ sizeof(n516_board)); ++ ++ n516_presetup_fb(); ++ ++ return 0; ++} ++module_init(n516_init); ++ ++MODULE_DESCRIPTION("board driver for n516 display"); ++MODULE_AUTHOR("Yauhen Kharuzhy"); ++MODULE_LICENSE("GPL"); +--- /dev/null ++++ b/arch/mips/jz4740/board-n516.c +@@ -0,0 +1,203 @@ ++/* ++ * linux/arch/mips/jz4740/board-516.c ++ * ++ * JZ4740 n516 board setup routines. ++ * ++ * Copyright (c) 2009, Yauhen Kharuzhy <jekhor@gmail.com> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License as published by ++ * the Free Software Foundation; either version 2 of the License, or ++ * (at your option) any later version. ++ */ ++ ++#include <linux/init.h> ++#include <linux/sched.h> ++#include <linux/ioport.h> ++#include <linux/mm.h> ++#include <linux/console.h> ++#include <linux/delay.h> ++#include <linux/i2c.h> ++#include <linux/platform_device.h> ++#include <linux/mtd/mtd.h> ++#include <linux/leds.h> ++ ++#include <linux/power_supply.h> ++#include <linux/power/gpio-charger.h> ++ ++#include <linux/i2c.h> ++#include <linux/i2c-gpio.h> ++ ++#include <asm/mach-jz4740/jz4740_mmc.h> ++#include <asm/mach-jz4740/jz4740_nand.h> ++ ++#include <asm/mach-jz4740/board-n516.h> ++#include <asm/mach-jz4740/platform.h> ++ ++#include "clock.h" ++ ++static long n516_panic_blink(long time) ++{ ++ gpio_set_value(GPIO_LED_ENABLE, 1); ++ mdelay(200); ++ gpio_set_value(GPIO_LED_ENABLE, 0); ++ mdelay(200); ++ ++ return 400; ++} ++ ++static void __init board_gpio_setup(void) ++{ ++/* jz_gpio_enable_pullup(JZ_GPIO_PORTD(23)); ++ jz_gpio_enable_pullup(JZ_GPIO_PORTD(24));*/ ++} ++ ++static struct i2c_gpio_platform_data n516_i2c_pdata = { ++ .sda_pin = JZ_GPIO_PORTD(23), ++ .scl_pin = JZ_GPIO_PORTD(24), ++ .udelay = 2, ++ .timeout = 3 * HZ, ++}; ++ ++static struct platform_device n516_i2c_device = { ++ .name = "i2c-gpio", ++ .id = -1, ++ .dev = { ++ .platform_data = &n516_i2c_pdata, ++ }, ++}; ++ ++static const struct i2c_board_info n516_i2c_board_info[] = { ++ { ++ .type = "LPC524", ++ .addr = 0x54, ++ }, ++ { ++ .type = "lm75a", ++ .addr = 0x48, ++ } ++}; ++ ++static struct jz4740_mmc_platform_data n516_mmc_pdata = { ++ .gpio_card_detect = GPIO_SD_CD_N, ++ .card_detect_active_low = 1, ++ .gpio_read_only = -1, ++ .gpio_power = GPIO_SD_VCC_EN_N, ++ .power_active_low = 1, ++}; ++ ++static struct gpio_led n516_leds[] = { ++ { ++ .name = "n516:blue:power", ++ .gpio = GPIO_LED_ENABLE, ++ .default_state = LEDS_GPIO_DEFSTATE_ON, ++ .default_trigger = "nand-disk", ++ } ++}; ++ ++static struct gpio_led_platform_data n516_leds_pdata = { ++ .leds = n516_leds, ++ .num_leds = ARRAY_SIZE(n516_leds), ++}; ++ ++static struct platform_device n516_leds_device = { ++ .name = "leds-gpio", ++ .id = -1, ++ .dev = { ++ .platform_data = &n516_leds_pdata, ++ }, ++}; ++ ++static struct mtd_partition n516_partitions[] = { ++ { .name = "NAND BOOT partition", ++ .offset = 0 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { .name = "NAND KERNEL partition", ++ .offset = 4 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { .name = "NAND ROOTFS partition", ++ .offset = 8 * 0x100000, ++ .size = 504 * 0x100000, ++ }, ++}; ++ ++static struct nand_ecclayout n516_ecclayout = { ++/* .eccbytes = 36, ++ .eccpos = { ++ 6, 7, 8, 9, 10, 11, 12, 13, 14, ++ 15, 16, 17, 18, 19, 20, 21, 22, 23, ++ 24, 25, 26, 27, 28, 29, 30, 31, 32, ++ 33, 34, 35, 36, 37, 38, 39, 40, 41, ++ },*/ ++ .oobfree = { ++ { ++ .offset = 2, ++ .length = 4 ++ }, ++ { ++ .offset = 42, ++ .length = 22, ++ } ++ } ++}; ++ ++static struct jz_nand_platform_data n516_nand_pdata = { ++ .ecc_layout = &n516_ecclayout, ++ .partitions = n516_partitions, ++ .num_partitions = ARRAY_SIZE(n516_partitions), ++ .busy_gpio = 94, ++}; ++ ++static char *n516_batteries[] = { ++ "n516_battery", ++}; ++ ++static struct gpio_charger_platform_data n516_charger_pdata = { ++ .name = "usb", ++ .type = POWER_SUPPLY_TYPE_USB, ++ .gpio = GPIO_USB_DETECT, ++ .gpio_active_low = 1, ++ .batteries = n516_batteries, ++ .num_batteries = ARRAY_SIZE(n516_batteries), ++}; ++ ++static struct platform_device n516_charger_device = { ++ .name = "gpio-charger", ++ .dev = { ++ .platform_data = &n516_charger_pdata, ++ }, ++}; ++ ++static struct platform_device *n516_devices[] __initdata = { ++ &jz4740_nand_device, ++ &n516_leds_device, ++ &jz4740_mmc_device, ++ &jz4740_i2s_device, ++ &jz4740_codec_device, ++ &jz4740_rtc_device, ++ &jz4740_udc_device, ++ &n516_i2c_device, ++ &n516_charger_device, ++}; ++ ++struct jz4740_clock_board_data jz4740_clock_bdata = { ++ .ext_rate = 12000000, ++ .rtc_rate = 32768, ++}; ++ ++extern int jz_gpiolib_init(void); ++ ++static int n516_setup_platform(void) ++{ ++ board_gpio_setup(); ++ ++ panic_blink = n516_panic_blink; ++ i2c_register_board_info(0, n516_i2c_board_info, ARRAY_SIZE(n516_i2c_board_info)); ++ jz4740_mmc_device.dev.platform_data = &n516_mmc_pdata; ++ jz4740_nand_device.dev.platform_data = &n516_nand_pdata; ++ ++ return platform_add_devices(n516_devices, ARRAY_SIZE(n516_devices)); ++} ++arch_initcall(n516_setup_platform); diff --git a/target/linux/xburst/patches-2.6.35/022-add-n526-board-support.patch b/target/linux/xburst/patches-2.6.35/022-add-n526-board-support.patch new file mode 100644 index 0000000..2c9da7d --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/022-add-n526-board-support.patch @@ -0,0 +1,365 @@ +From 7c51f9f9bab723d2cf7ea458ea459cc392a753f7 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 17:25:23 +0200 +Subject: [PATCH] Add n526 board support + +--- + arch/mips/jz4740/Kconfig | 4 + + arch/mips/jz4740/Makefile | 1 + + arch/mips/jz4740/board-n526.c | 327 +++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 332 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/jz4740/board-n526.c + +--- a/arch/mips/jz4740/Kconfig ++++ b/arch/mips/jz4740/Kconfig +@@ -10,6 +10,10 @@ config JZ4740_N516 + bool "Hanvon n516 eBook reader" + select SOC_JZ4740 + ++config JZ4740_N526 ++ bool "Hanvon n526 eBook reader" ++ select SOC_JZ4740 ++ + endchoice + + config HAVE_PWM +--- a/arch/mips/jz4740/Makefile ++++ b/arch/mips/jz4740/Makefile +@@ -13,6 +13,7 @@ obj-$(CONFIG_DEBUG_FS) += clock-debugfs. + + obj-$(CONFIG_JZ4740_QI_LB60) += board-qi_lb60.o + obj-$(CONFIG_JZ4740_N516) += board-n516.o board-n516-display.o ++obj-$(CONFIG_JZ4740_N526) += board-n526.o + + # PM support + +--- /dev/null ++++ b/arch/mips/jz4740/board-n526.c +@@ -0,0 +1,327 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * N526 eBook reader support ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/init.h> ++#include <linux/gpio.h> ++ ++ ++#include <linux/power_supply.h> ++ ++#include <video/broadsheetfb.h> ++#include <linux/delay.h> ++#include <linux/interrupt.h> ++ ++#include <linux/input.h> ++#include <linux/gpio_keys.h> ++ ++#include <linux/i2c.h> ++#include <linux/i2c-gpio.h> ++ ++#include "clock.h" ++ ++#include <asm/mach-jz4740/jz4740_mmc.h> ++#include <asm/mach-jz4740/jz4740_nand.h> ++#include <asm/mach-jz4740/jz4740_fb.h> ++ ++#include <asm/mach-jz4740/platform.h> ++ ++/* NAND */ ++static struct nand_ecclayout n526_ecclayout = { ++/* .eccbytes = 36, ++ .eccpos = { ++ 6, 7, 8, 9, 10, 11, 12, 13, ++ 14, 15, 16, 17, 18, 19, 20, 21, ++ 22, 23, 24, 25, 26, 27, 28, 29, ++ 30, 31, 32, 33, 34, 35, 36, 37, ++ 38, 39, 40, 41},*/ ++ .oobfree = { ++ {.offset = 2, ++ .length = 4}, ++ {.offset = 42, ++ .length = 22}} ++}; ++ ++static struct mtd_partition n526_partitions[] = { ++ { .name = "NAND BOOT partition", ++ .offset = 0 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { .name = "NAND KERNEL partition", ++ .offset = 4 * 0x100000, ++ .size = 4 * 0x100000, ++ }, ++ { .name = "NAND ROOTFS partition", ++ .offset = 16 * 0x100000, ++ .size = 498 * 0x100000, ++ }, ++}; ++ ++static struct jz_nand_platform_data n526_nand_pdata = { ++ .ecc_layout = &n526_ecclayout, ++ .partitions = n526_partitions, ++ .num_partitions = ARRAY_SIZE(n526_partitions), ++ .busy_gpio = 94, ++}; ++ ++static struct jz4740_mmc_platform_data n526_mmc_pdata = { ++ .gpio_card_detect = JZ_GPIO_PORTD(7), ++ .card_detect_active_low = 1, ++ .gpio_read_only = -1, ++ .gpio_power = JZ_GPIO_PORTD(17), ++ .power_active_low = 1, ++}; ++ ++static struct gpio_led n526_leds[] = { ++ { ++ .name = "n526:blue:power", ++ .gpio = JZ_GPIO_PORTD(28), ++ .default_state = LEDS_GPIO_DEFSTATE_ON, ++ } ++}; ++ ++static struct gpio_led_platform_data n526_leds_pdata = { ++ .leds = n526_leds, ++ .num_leds = ARRAY_SIZE(n526_leds), ++}; ++ ++static struct platform_device n526_leds_device = { ++ .name = "leds-gpio", ++ .id = -1, ++ .dev = { ++ .platform_data = &n526_leds_pdata, ++ }, ++}; ++ ++static void __init board_gpio_setup(void) ++{ ++ /* We only need to enable/disable pullup here for pins used in generic ++ * drivers. Everything else is done by the drivers themselfs. */ ++ jz_gpio_disable_pullup(JZ_GPIO_PORTD(17)); ++ jz_gpio_enable_pullup(JZ_GPIO_PORTD(7)); ++ jz_gpio_disable_pullup(JZ_GPIO_PORTC(19)); ++ jz_gpio_disable_pullup(JZ_GPIO_PORTC(20)); ++ jz_gpio_disable_pullup(JZ_GPIO_PORTC(21)); ++ jz_gpio_disable_pullup(JZ_GPIO_PORTC(23)); ++} ++ ++ ++static const int n526_eink_ctrl_gpios[] = { ++ 0, ++ JZ_GPIO_PORTC(23), ++ JZ_GPIO_PORTC(19), ++ JZ_GPIO_PORTC(20), ++}; ++ ++static void n526_eink_set_ctl(struct broadsheetfb_par * par, unsigned char ctrl, u8 ++value) ++{ ++ gpio_set_value(n526_eink_ctrl_gpios[ctrl], value); ++} ++ ++ ++static int n526_eink_wait(struct broadsheetfb_par *par) ++{ ++ wait_event(par->waitq, gpio_get_value(JZ_GPIO_PORTB(17))); ++ ++ return 0; ++} ++ ++static u16 n526_eink_get_hdb(struct broadsheetfb_par *par) ++{ ++ u16 value = 0; ++ jz_gpio_port_direction_input(JZ_GPIO_PORTC(0), 0xffff); ++ gpio_set_value(JZ_GPIO_PORTC(21), 0); ++ mdelay(100); ++ ++ value = jz_gpio_port_get_value(JZ_GPIO_PORTC(0), 0xffff); ++ ++ gpio_set_value(JZ_GPIO_PORTC(21), 1); ++ jz_gpio_port_direction_output(JZ_GPIO_PORTC(0), 0xffff); ++ return value; ++} ++ ++static void n526_eink_set_hdb(struct broadsheetfb_par *par, u16 value) ++{ ++ jz_gpio_port_set_value(JZ_GPIO_PORTC(0), value, 0xffff); ++} ++ ++static int n526_eink_init(struct broadsheetfb_par *par) ++{ ++ int i; ++ ++ gpio_request(JZ_GPIO_PORTD(1), "display reset"); ++ gpio_direction_output(JZ_GPIO_PORTD(1), 1); ++ mdelay(10); ++ gpio_set_value(JZ_GPIO_PORTD(1), 0); ++ ++ gpio_request(JZ_GPIO_PORTB(18), "eink enable"); ++ gpio_direction_output(JZ_GPIO_PORTB(18), 0); ++ ++ gpio_request(JZ_GPIO_PORTB(29), "foobar"); ++ gpio_direction_output(JZ_GPIO_PORTB(29), 1); ++ ++ for(i = 1; i < ARRAY_SIZE(n526_eink_ctrl_gpios); ++i) { ++ gpio_request(n526_eink_ctrl_gpios[i], "eink display ctrl"); ++ gpio_direction_output(n526_eink_ctrl_gpios[i], 0); ++ } ++ ++ gpio_request(JZ_GPIO_PORTC(22), "foobar"); ++ gpio_direction_input(JZ_GPIO_PORTC(22)); ++ gpio_request(JZ_GPIO_PORTC(21), "eink nRD"); ++ gpio_direction_output(JZ_GPIO_PORTC(21), 1); ++ ++ for(i = 0; i < 16; ++i) { ++ gpio_request(JZ_GPIO_PORTC(i), "eink display data"); ++ } ++ jz_gpio_port_direction_output(JZ_GPIO_PORTC(0), 0xffff); ++ ++ gpio_set_value(JZ_GPIO_PORTB(18), 1); ++ ++ return 0; ++} ++ ++static irqreturn_t n526_eink_busy_irq(int irq, void *devid) ++{ ++ struct broadsheetfb_par *par = devid; ++ wake_up(&par->waitq); ++ ++ return IRQ_HANDLED; ++} ++ ++static int n526_eink_setup_irq(struct fb_info *info) ++{ ++ int ret; ++ struct broadsheetfb_par *par = info->par; ++ ++ gpio_request(JZ_GPIO_PORTB(17), "eink busy"); ++ gpio_direction_input(JZ_GPIO_PORTB(17)); ++ ++ ret = request_irq(gpio_to_irq(JZ_GPIO_PORTB(17)), n526_eink_busy_irq, ++ IRQF_DISABLED | IRQF_TRIGGER_RISING, ++ "eink busyline", par); ++ if (ret) ++ printk("n526 display: Failed to request busyline irq: %d\n", ret); ++ return 0; ++} ++ ++static void n526_eink_cleanup(struct broadsheetfb_par *par) ++{ ++} ++ ++static struct broadsheet_board broadsheet_pdata = { ++ .owner = THIS_MODULE, ++ .init = n526_eink_init, ++ .wait_for_rdy = n526_eink_wait, ++ .set_ctl = n526_eink_set_ctl, ++ .set_hdb = n526_eink_set_hdb, ++ .get_hdb = n526_eink_get_hdb, ++ .cleanup = n526_eink_cleanup, ++ .setup_irq = n526_eink_setup_irq, ++}; ++ ++static struct platform_device n526_broadsheet_device = { ++ .name = "broadsheetfb", ++ .id = -1, ++ .dev = { ++ .platform_data = &broadsheet_pdata, ++ }, ++}; ++ ++static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = { ++ [0] = { ++ .code = KEY_ENTER, ++ .gpio = 0, ++ .active_low = 1, ++ .desc = "Power", ++ }, ++}; ++ ++static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = { ++ .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons), ++ .buttons = qi_lb60_gpio_keys_buttons, ++}; ++ ++static struct platform_device qi_lb60_gpio_keys = { ++ .name = "gpio-keys", ++ .id = -1, ++ .dev = { ++ .platform_data = &qi_lb60_gpio_keys_data, ++ } ++}; ++ ++static struct i2c_gpio_platform_data n526_i2c_pdata = { ++ .sda_pin = JZ_GPIO_PORTD(23), ++ .scl_pin = JZ_GPIO_PORTD(24), ++ .udelay = 2, ++ .timeout = 3 * HZ, ++}; ++ ++static struct platform_device n526_i2c_device = { ++ .name = "i2c-gpio", ++ .id = -1, ++ .dev = { ++ .platform_data = &n526_i2c_pdata, ++ }, ++}; ++ ++static struct i2c_board_info n526_i2c_board_info = { ++ .type = "n526-lpc", ++ .addr = 0x54, ++}; ++ ++static struct platform_device *jz_platform_devices[] __initdata = { ++ &jz4740_usb_ohci_device, ++ &jz4740_udc_device, ++ &jz4740_mmc_device, ++ &jz4740_nand_device, ++ &jz4740_i2s_device, ++ &jz4740_codec_device, ++ &jz4740_rtc_device, ++ &n526_leds_device, ++ &n526_broadsheet_device, ++ &qi_lb60_gpio_keys, ++ &n526_i2c_device, ++}; ++ ++static int __init n526_init_platform_devices(void) ++{ ++ ++ jz4740_nand_device.dev.platform_data = &n526_nand_pdata; ++ jz4740_mmc_device.dev.platform_data = &n526_mmc_pdata; ++ ++ n526_i2c_board_info.irq = gpio_to_irq(JZ_GPIO_PORTD(14)), ++ i2c_register_board_info(0, &n526_i2c_board_info, 1); ++ ++ return platform_add_devices(jz_platform_devices, ++ ARRAY_SIZE(jz_platform_devices)); ++ ++} ++ ++struct jz4740_clock_board_data jz4740_clock_bdata = { ++ .ext_rate = 12000000, ++ .rtc_rate = 32768, ++}; ++ ++static int __init n526_board_setup(void) ++{ ++ board_gpio_setup(); ++ ++ if (n526_init_platform_devices()) ++ panic("Failed to initalize platform devices\n"); ++ ++ return 0; ++} ++arch_initcall(n526_board_setup); diff --git a/target/linux/xburst/patches-2.6.35/050-nand.patch b/target/linux/xburst/patches-2.6.35/050-nand.patch new file mode 100644 index 0000000..a9f6921 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/050-nand.patch @@ -0,0 +1,601 @@ +From c09d9002953c1182843050df1d4c639dea4af7f6 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:15:29 +0000 +Subject: [PATCH] MTD: Nand: Add JZ4740 NAND driver + +Add support for the NAND controller on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: David Woodhouse <dwmw2@infradead.org> +Cc: linux-mtd@lists.infradead.org +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1470/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/jz4740_nand.h | 34 ++ + drivers/mtd/nand/Kconfig | 6 + + drivers/mtd/nand/Makefile | 1 + + drivers/mtd/nand/jz4740_nand.c | 516 +++++++++++++++++++++++ + 4 files changed, 557 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/jz4740_nand.h + create mode 100644 drivers/mtd/nand/jz4740_nand.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/jz4740_nand.h +@@ -0,0 +1,34 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC NAND controller driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_MACH_JZ4740_JZ4740_NAND_H__ ++#define __ASM_MACH_JZ4740_JZ4740_NAND_H__ ++ ++#include <linux/mtd/nand.h> ++#include <linux/mtd/partitions.h> ++ ++struct jz_nand_platform_data { ++ int num_partitions; ++ struct mtd_partition *partitions; ++ ++ struct nand_ecclayout *ecc_layout; ++ ++ unsigned int busy_gpio; ++ ++ void (*ident_callback)(struct platform_device *, struct nand_chip *, ++ struct mtd_partition **, int *num_partitions); ++}; ++ ++#endif +--- a/drivers/mtd/nand/Kconfig ++++ b/drivers/mtd/nand/Kconfig +@@ -526,4 +526,10 @@ config MTD_NAND_NUC900 + This enables the driver for the NAND Flash on evaluation board based + on w90p910 / NUC9xx. + ++config MTD_NAND_JZ4740 ++ tristate "Support for JZ4740 SoC NAND controller" ++ depends on MACH_JZ4740 ++ help ++ Enables support for NAND Flash on JZ4740 SoC based boards. ++ + endif # MTD_NAND +--- a/drivers/mtd/nand/Makefile ++++ b/drivers/mtd/nand/Makefile +@@ -46,5 +46,6 @@ obj-$(CONFIG_MTD_NAND_NOMADIK) += nomad + obj-$(CONFIG_MTD_NAND_BCM_UMI) += bcm_umi_nand.o nand_bcm_umi.o + obj-$(CONFIG_MTD_NAND_MPC5121_NFC) += mpc5121_nfc.o + obj-$(CONFIG_MTD_NAND_RICOH) += r852.o ++obj-$(CONFIG_MTD_NAND_JZ4740) += jz4740_nand.o + + nand-objs := nand_base.o nand_bbt.o +--- /dev/null ++++ b/drivers/mtd/nand/jz4740_nand.c +@@ -0,0 +1,516 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC NAND controller driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/ioport.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/mtd/mtd.h> ++#include <linux/mtd/nand.h> ++#include <linux/mtd/partitions.h> ++ ++#include <linux/gpio.h> ++ ++#include <asm/mach-jz4740/jz4740_nand.h> ++ ++#define JZ_REG_NAND_CTRL 0x50 ++#define JZ_REG_NAND_ECC_CTRL 0x100 ++#define JZ_REG_NAND_DATA 0x104 ++#define JZ_REG_NAND_PAR0 0x108 ++#define JZ_REG_NAND_PAR1 0x10C ++#define JZ_REG_NAND_PAR2 0x110 ++#define JZ_REG_NAND_IRQ_STAT 0x114 ++#define JZ_REG_NAND_IRQ_CTRL 0x118 ++#define JZ_REG_NAND_ERR(x) (0x11C + ((x) << 2)) ++ ++#define JZ_NAND_ECC_CTRL_PAR_READY BIT(4) ++#define JZ_NAND_ECC_CTRL_ENCODING BIT(3) ++#define JZ_NAND_ECC_CTRL_RS BIT(2) ++#define JZ_NAND_ECC_CTRL_RESET BIT(1) ++#define JZ_NAND_ECC_CTRL_ENABLE BIT(0) ++ ++#define JZ_NAND_STATUS_ERR_COUNT (BIT(31) | BIT(30) | BIT(29)) ++#define JZ_NAND_STATUS_PAD_FINISH BIT(4) ++#define JZ_NAND_STATUS_DEC_FINISH BIT(3) ++#define JZ_NAND_STATUS_ENC_FINISH BIT(2) ++#define JZ_NAND_STATUS_UNCOR_ERROR BIT(1) ++#define JZ_NAND_STATUS_ERROR BIT(0) ++ ++#define JZ_NAND_CTRL_ENABLE_CHIP(x) BIT((x) << 1) ++#define JZ_NAND_CTRL_ASSERT_CHIP(x) BIT(((x) << 1) + 1) ++ ++#define JZ_NAND_MEM_ADDR_OFFSET 0x10000 ++#define JZ_NAND_MEM_CMD_OFFSET 0x08000 ++ ++struct jz_nand { ++ struct mtd_info mtd; ++ struct nand_chip chip; ++ void __iomem *base; ++ struct resource *mem; ++ ++ void __iomem *bank_base; ++ struct resource *bank_mem; ++ ++ struct jz_nand_platform_data *pdata; ++ bool is_reading; ++}; ++ ++static inline struct jz_nand *mtd_to_jz_nand(struct mtd_info *mtd) ++{ ++ return container_of(mtd, struct jz_nand, mtd); ++} ++ ++static void jz_nand_cmd_ctrl(struct mtd_info *mtd, int dat, unsigned int ctrl) ++{ ++ struct jz_nand *nand = mtd_to_jz_nand(mtd); ++ struct nand_chip *chip = mtd->priv; ++ uint32_t reg; ++ ++ if (ctrl & NAND_CTRL_CHANGE) { ++ BUG_ON((ctrl & NAND_ALE) && (ctrl & NAND_CLE)); ++ if (ctrl & NAND_ALE) ++ chip->IO_ADDR_W = nand->bank_base + JZ_NAND_MEM_ADDR_OFFSET; ++ else if (ctrl & NAND_CLE) ++ chip->IO_ADDR_W = nand->bank_base + JZ_NAND_MEM_CMD_OFFSET; ++ else ++ chip->IO_ADDR_W = nand->bank_base; ++ ++ reg = readl(nand->base + JZ_REG_NAND_CTRL); ++ if (ctrl & NAND_NCE) ++ reg |= JZ_NAND_CTRL_ASSERT_CHIP(0); ++ else ++ reg &= ~JZ_NAND_CTRL_ASSERT_CHIP(0); ++ writel(reg, nand->base + JZ_REG_NAND_CTRL); ++ } ++ if (dat != NAND_CMD_NONE) ++ writeb(dat, chip->IO_ADDR_W); ++} ++ ++static int jz_nand_dev_ready(struct mtd_info *mtd) ++{ ++ struct jz_nand *nand = mtd_to_jz_nand(mtd); ++ return gpio_get_value_cansleep(nand->pdata->busy_gpio); ++} ++ ++static void jz_nand_hwctl(struct mtd_info *mtd, int mode) ++{ ++ struct jz_nand *nand = mtd_to_jz_nand(mtd); ++ uint32_t reg; ++ ++ writel(0, nand->base + JZ_REG_NAND_IRQ_STAT); ++ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL); ++ ++ reg |= JZ_NAND_ECC_CTRL_RESET; ++ reg |= JZ_NAND_ECC_CTRL_ENABLE; ++ reg |= JZ_NAND_ECC_CTRL_RS; ++ ++ switch (mode) { ++ case NAND_ECC_READ: ++ reg &= ~JZ_NAND_ECC_CTRL_ENCODING; ++ nand->is_reading = true; ++ break; ++ case NAND_ECC_WRITE: ++ reg |= JZ_NAND_ECC_CTRL_ENCODING; ++ nand->is_reading = false; ++ break; ++ default: ++ break; ++ } ++ ++ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL); ++} ++ ++static int jz_nand_calculate_ecc_rs(struct mtd_info *mtd, const uint8_t *dat, ++ uint8_t *ecc_code) ++{ ++ struct jz_nand *nand = mtd_to_jz_nand(mtd); ++ uint32_t reg, status; ++ int i; ++ unsigned int timeout = 1000; ++ static uint8_t empty_block_ecc[] = {0xcd, 0x9d, 0x90, 0x58, 0xf4, ++ 0x8b, 0xff, 0xb7, 0x6f}; ++ ++ if (nand->is_reading) ++ return 0; ++ ++ do { ++ status = readl(nand->base + JZ_REG_NAND_IRQ_STAT); ++ } while (!(status & JZ_NAND_STATUS_ENC_FINISH) && --timeout); ++ ++ if (timeout == 0) ++ return -1; ++ ++ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL); ++ reg &= ~JZ_NAND_ECC_CTRL_ENABLE; ++ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL); ++ ++ for (i = 0; i < 9; ++i) ++ ecc_code[i] = readb(nand->base + JZ_REG_NAND_PAR0 + i); ++ ++ /* If the written data is completly 0xff, we also want to write 0xff as ++ * ecc, otherwise we will get in trouble when doing subpage writes. */ ++ if (memcmp(ecc_code, empty_block_ecc, 9) == 0) ++ memset(ecc_code, 0xff, 9); ++ ++ return 0; ++} ++ ++static void jz_nand_correct_data(uint8_t *dat, int index, int mask) ++{ ++ int offset = index & 0x7; ++ uint16_t data; ++ ++ index += (index >> 3); ++ ++ data = dat[index]; ++ data |= dat[index+1] << 8; ++ ++ mask ^= (data >> offset) & 0x1ff; ++ data &= ~(0x1ff << offset); ++ data |= (mask << offset); ++ ++ dat[index] = data & 0xff; ++ dat[index+1] = (data >> 8) & 0xff; ++} ++ ++static int jz_nand_correct_ecc_rs(struct mtd_info *mtd, uint8_t *dat, ++ uint8_t *read_ecc, uint8_t *calc_ecc) ++{ ++ struct jz_nand *nand = mtd_to_jz_nand(mtd); ++ int i, error_count, index; ++ uint32_t reg, status, error; ++ uint32_t t; ++ unsigned int timeout = 1000; ++ ++ t = read_ecc[0]; ++ ++ if (t == 0xff) { ++ for (i = 1; i < 9; ++i) ++ t &= read_ecc[i]; ++ ++ t &= dat[0]; ++ t &= dat[nand->chip.ecc.size / 2]; ++ t &= dat[nand->chip.ecc.size - 1]; ++ ++ if (t == 0xff) { ++ for (i = 1; i < nand->chip.ecc.size - 1; ++i) ++ t &= dat[i]; ++ if (t == 0xff) ++ return 0; ++ } ++ } ++ ++ for (i = 0; i < 9; ++i) ++ writeb(read_ecc[i], nand->base + JZ_REG_NAND_PAR0 + i); ++ ++ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL); ++ reg |= JZ_NAND_ECC_CTRL_PAR_READY; ++ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL); ++ ++ do { ++ status = readl(nand->base + JZ_REG_NAND_IRQ_STAT); ++ } while (!(status & JZ_NAND_STATUS_DEC_FINISH) && --timeout); ++ ++ if (timeout == 0) ++ return -1; ++ ++ reg = readl(nand->base + JZ_REG_NAND_ECC_CTRL); ++ reg &= ~JZ_NAND_ECC_CTRL_ENABLE; ++ writel(reg, nand->base + JZ_REG_NAND_ECC_CTRL); ++ ++ if (status & JZ_NAND_STATUS_ERROR) { ++ if (status & JZ_NAND_STATUS_UNCOR_ERROR) ++ return -1; ++ ++ error_count = (status & JZ_NAND_STATUS_ERR_COUNT) >> 29; ++ ++ for (i = 0; i < error_count; ++i) { ++ error = readl(nand->base + JZ_REG_NAND_ERR(i)); ++ index = ((error >> 16) & 0x1ff) - 1; ++ if (index >= 0 && index < 512) ++ jz_nand_correct_data(dat, index, error & 0x1ff); ++ } ++ ++ return error_count; ++ } ++ ++ return 0; ++} ++ ++ ++/* Copy paste of nand_read_page_hwecc_oob_first except for different eccpos ++ * handling. The ecc area is for 4k chips 72 bytes long and thus does not fit ++ * into the eccpos array. */ ++static int jz_nand_read_page_hwecc_oob_first(struct mtd_info *mtd, ++ struct nand_chip *chip, uint8_t *buf, int page) ++{ ++ int i, eccsize = chip->ecc.size; ++ int eccbytes = chip->ecc.bytes; ++ int eccsteps = chip->ecc.steps; ++ uint8_t *p = buf; ++ unsigned int ecc_offset = chip->page_shift; ++ ++ /* Read the OOB area first */ ++ chip->cmdfunc(mtd, NAND_CMD_READOOB, 0, page); ++ chip->read_buf(mtd, chip->oob_poi, mtd->oobsize); ++ chip->cmdfunc(mtd, NAND_CMD_READ0, 0, page); ++ ++ for (i = ecc_offset; eccsteps; eccsteps--, i += eccbytes, p += eccsize) { ++ int stat; ++ ++ chip->ecc.hwctl(mtd, NAND_ECC_READ); ++ chip->read_buf(mtd, p, eccsize); ++ ++ stat = chip->ecc.correct(mtd, p, &chip->oob_poi[i], NULL); ++ if (stat < 0) ++ mtd->ecc_stats.failed++; ++ else ++ mtd->ecc_stats.corrected += stat; ++ } ++ return 0; ++} ++ ++/* Copy-and-paste of nand_write_page_hwecc with different eccpos handling. */ ++static void jz_nand_write_page_hwecc(struct mtd_info *mtd, ++ struct nand_chip *chip, const uint8_t *buf) ++{ ++ int i, eccsize = chip->ecc.size; ++ int eccbytes = chip->ecc.bytes; ++ int eccsteps = chip->ecc.steps; ++ const uint8_t *p = buf; ++ unsigned int ecc_offset = chip->page_shift; ++ ++ for (i = ecc_offset; eccsteps; eccsteps--, i += eccbytes, p += eccsize) { ++ chip->ecc.hwctl(mtd, NAND_ECC_WRITE); ++ chip->write_buf(mtd, p, eccsize); ++ chip->ecc.calculate(mtd, p, &chip->oob_poi[i]); ++ } ++ ++ chip->write_buf(mtd, chip->oob_poi, mtd->oobsize); ++} ++ ++#ifdef CONFIG_MTD_CMDLINE_PARTS ++static const char *part_probes[] = {"cmdline", NULL}; ++#endif ++ ++static int jz_nand_ioremap_resource(struct platform_device *pdev, ++ const char *name, struct resource **res, void __iomem **base) ++{ ++ int ret; ++ ++ *res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name); ++ if (!*res) { ++ dev_err(&pdev->dev, "Failed to get platform %s memory\n", name); ++ ret = -ENXIO; ++ goto err; ++ } ++ ++ *res = request_mem_region((*res)->start, resource_size(*res), ++ pdev->name); ++ if (!*res) { ++ dev_err(&pdev->dev, "Failed to request %s memory region\n", name); ++ ret = -EBUSY; ++ goto err; ++ } ++ ++ *base = ioremap((*res)->start, resource_size(*res)); ++ if (!*base) { ++ dev_err(&pdev->dev, "Failed to ioremap %s memory region\n", name); ++ ret = -EBUSY; ++ goto err_release_mem; ++ } ++ ++ return 0; ++ ++err_release_mem: ++ release_mem_region((*res)->start, resource_size(*res)); ++err: ++ *res = NULL; ++ *base = NULL; ++ return ret; ++} ++ ++static int __devinit jz_nand_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz_nand *nand; ++ struct nand_chip *chip; ++ struct mtd_info *mtd; ++ struct jz_nand_platform_data *pdata = pdev->dev.platform_data; ++#ifdef CONFIG_MTD_PARTITIONS ++ struct mtd_partition *partition_info; ++ int num_partitions = 0; ++#endif ++ ++ nand = kzalloc(sizeof(*nand), GFP_KERNEL); ++ if (!nand) { ++ dev_err(&pdev->dev, "Failed to allocate device structure.\n"); ++ return -ENOMEM; ++ } ++ ++ ret = jz_nand_ioremap_resource(pdev, "mmio", &nand->mem, &nand->base); ++ if (ret) ++ goto err_free; ++ ret = jz_nand_ioremap_resource(pdev, "bank", &nand->bank_mem, ++ &nand->bank_base); ++ if (ret) ++ goto err_iounmap_mmio; ++ ++ if (pdata && gpio_is_valid(pdata->busy_gpio)) { ++ ret = gpio_request(pdata->busy_gpio, "NAND busy pin"); ++ if (ret) { ++ dev_err(&pdev->dev, ++ "Failed to request busy gpio %d: %d\n", ++ pdata->busy_gpio, ret); ++ goto err_iounmap_mem; ++ } ++ } ++ ++ mtd = &nand->mtd; ++ chip = &nand->chip; ++ mtd->priv = chip; ++ mtd->owner = THIS_MODULE; ++ mtd->name = "jz4740-nand"; ++ ++ chip->ecc.hwctl = jz_nand_hwctl; ++ chip->ecc.calculate = jz_nand_calculate_ecc_rs; ++ chip->ecc.correct = jz_nand_correct_ecc_rs; ++ chip->ecc.mode = NAND_ECC_HW_OOB_FIRST; ++ chip->ecc.size = 512; ++ chip->ecc.bytes = 9; ++ ++ chip->ecc.read_page = jz_nand_read_page_hwecc_oob_first; ++ chip->ecc.write_page = jz_nand_write_page_hwecc; ++ ++ if (pdata) ++ chip->ecc.layout = pdata->ecc_layout; ++ ++ chip->chip_delay = 50; ++ chip->cmd_ctrl = jz_nand_cmd_ctrl; ++ ++ if (pdata && gpio_is_valid(pdata->busy_gpio)) ++ chip->dev_ready = jz_nand_dev_ready; ++ ++ chip->IO_ADDR_R = nand->bank_base; ++ chip->IO_ADDR_W = nand->bank_base; ++ ++ nand->pdata = pdata; ++ platform_set_drvdata(pdev, nand); ++ ++ writel(JZ_NAND_CTRL_ENABLE_CHIP(0), nand->base + JZ_REG_NAND_CTRL); ++ ++ ret = nand_scan_ident(mtd, 1, NULL); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to scan nand\n"); ++ goto err_gpio_free; ++ } ++ ++ if (pdata && pdata->ident_callback) { ++ pdata->ident_callback(pdev, chip, &pdata->partitions, ++ &pdata->num_partitions); ++ } ++ ++ ret = nand_scan_tail(mtd); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to scan nand\n"); ++ goto err_gpio_free; ++ } ++ ++#ifdef CONFIG_MTD_PARTITIONS ++#ifdef CONFIG_MTD_CMDLINE_PARTS ++ num_partitions = parse_mtd_partitions(mtd, part_probes, ++ &partition_info, 0); ++#endif ++ if (num_partitions <= 0 && pdata) { ++ num_partitions = pdata->num_partitions; ++ partition_info = pdata->partitions; ++ } ++ ++ if (num_partitions > 0) ++ ret = add_mtd_partitions(mtd, partition_info, num_partitions); ++ else ++#endif ++ ret = add_mtd_device(mtd); ++ ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to add mtd device\n"); ++ goto err_nand_release; ++ } ++ ++ dev_info(&pdev->dev, "Successfully registered JZ4740 NAND driver\n"); ++ ++ return 0; ++ ++err_nand_release: ++ nand_release(&nand->mtd); ++err_gpio_free: ++ platform_set_drvdata(pdev, NULL); ++ gpio_free(pdata->busy_gpio); ++err_iounmap_mem: ++ iounmap(nand->bank_base); ++err_iounmap_mmio: ++ iounmap(nand->base); ++err_free: ++ kfree(nand); ++ return ret; ++} ++ ++static int __devexit jz_nand_remove(struct platform_device *pdev) ++{ ++ struct jz_nand *nand = platform_get_drvdata(pdev); ++ ++ nand_release(&nand->mtd); ++ ++ /* Deassert and disable all chips */ ++ writel(0, nand->base + JZ_REG_NAND_CTRL); ++ ++ iounmap(nand->bank_base); ++ release_mem_region(nand->bank_mem->start, resource_size(nand->bank_mem)); ++ iounmap(nand->base); ++ release_mem_region(nand->mem->start, resource_size(nand->mem)); ++ ++ platform_set_drvdata(pdev, NULL); ++ kfree(nand); ++ ++ return 0; ++} ++ ++struct platform_driver jz_nand_driver = { ++ .probe = jz_nand_probe, ++ .remove = __devexit_p(jz_nand_remove), ++ .driver = { ++ .name = "jz4740-nand", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz_nand_init(void) ++{ ++ return platform_driver_register(&jz_nand_driver); ++} ++module_init(jz_nand_init); ++ ++static void __exit jz_nand_exit(void) ++{ ++ platform_driver_unregister(&jz_nand_driver); ++} ++module_exit(jz_nand_exit); ++ ++MODULE_LICENSE("GPL"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("NAND controller driver for JZ4740 SoC"); ++MODULE_ALIAS("platform:jz4740-nand"); diff --git a/target/linux/xburst/patches-2.6.35/051-fb.patch b/target/linux/xburst/patches-2.6.35/051-fb.patch new file mode 100644 index 0000000..e021abf --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/051-fb.patch @@ -0,0 +1,971 @@ +From 91ead9db8aabb54f4867e5a7ed4782dcca2273f5 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 17 Jul 2010 11:14:34 +0000 +Subject: [PATCH] FBDEV: JZ4740: Add framebuffer driver + +Add support for the LCD controller on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: Andrew Morton <akpm@linux-foundation.org> +Cc: linux-fbdev@vger.kernel.org +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1470/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/jz4740_fb.h | 67 ++ + drivers/video/Kconfig | 9 + + drivers/video/Makefile | 1 + + drivers/video/jz4740_fb.c | 847 +++++++++++++++++++++++++ + 4 files changed, 924 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/jz4740_fb.h + create mode 100644 drivers/video/jz4740_fb.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/jz4740_fb.h +@@ -0,0 +1,67 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __ASM_MACH_JZ4740_JZ4740_FB_H__ ++#define __ASM_MACH_JZ4740_JZ4740_FB_H__ ++ ++#include <linux/fb.h> ++ ++enum jz4740_fb_lcd_type { ++ JZ_LCD_TYPE_GENERIC_16_BIT = 0, ++ JZ_LCD_TYPE_GENERIC_18_BIT = 0 | (1 << 4), ++ JZ_LCD_TYPE_SPECIAL_TFT_1 = 1, ++ JZ_LCD_TYPE_SPECIAL_TFT_2 = 2, ++ JZ_LCD_TYPE_SPECIAL_TFT_3 = 3, ++ JZ_LCD_TYPE_NON_INTERLACED_CCIR656 = 5, ++ JZ_LCD_TYPE_INTERLACED_CCIR656 = 7, ++ JZ_LCD_TYPE_SINGLE_COLOR_STN = 8, ++ JZ_LCD_TYPE_SINGLE_MONOCHROME_STN = 9, ++ JZ_LCD_TYPE_DUAL_COLOR_STN = 10, ++ JZ_LCD_TYPE_DUAL_MONOCHROME_STN = 11, ++ JZ_LCD_TYPE_8BIT_SERIAL = 12, ++}; ++ ++#define JZ4740_FB_SPECIAL_TFT_CONFIG(start, stop) (((start) << 16) | (stop)) ++ ++/* ++* width: width of the lcd display in mm ++* height: height of the lcd display in mm ++* num_modes: size of modes ++* modes: list of valid video modes ++* bpp: bits per pixel for the lcd ++* lcd_type: lcd type ++*/ ++ ++struct jz4740_fb_platform_data { ++ unsigned int width; ++ unsigned int height; ++ ++ size_t num_modes; ++ struct fb_videomode *modes; ++ ++ unsigned int bpp; ++ enum jz4740_fb_lcd_type lcd_type; ++ ++ struct { ++ uint32_t spl; ++ uint32_t cls; ++ uint32_t ps; ++ uint32_t rev; ++ } special_tft_config; ++ ++ unsigned pixclk_falling_edge:1; ++ unsigned date_enable_active_low:1; ++}; ++ ++#endif +--- a/drivers/video/Kconfig ++++ b/drivers/video/Kconfig +@@ -2229,6 +2229,15 @@ config FB_BROADSHEET + and could also have been called by other names when coupled with + a bridge adapter. + ++config FB_JZ4740 ++ tristate "JZ4740 LCD framebuffer support" ++ depends on FB ++ select FB_SYS_FILLRECT ++ select FB_SYS_COPYAREA ++ select FB_SYS_IMAGEBLIT ++ help ++ Framebuffer support for the JZ4740 SoC. ++ + source "drivers/video/omap/Kconfig" + source "drivers/video/omap2/Kconfig" + +--- a/drivers/video/Makefile ++++ b/drivers/video/Makefile +@@ -131,6 +131,7 @@ obj-$(CONFIG_FB_CARMINE) += car + obj-$(CONFIG_FB_MB862XX) += mb862xx/ + obj-$(CONFIG_FB_MSM) += msm/ + obj-$(CONFIG_FB_NUC900) += nuc900fb.o ++obj-$(CONFIG_FB_JZ4740) += jz4740_fb.o + + # Platform or fallback drivers go here + obj-$(CONFIG_FB_UVESA) += uvesafb.o +--- /dev/null ++++ b/drivers/video/jz4740_fb.c +@@ -0,0 +1,847 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC LCD framebuffer driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/mutex.h> ++#include <linux/platform_device.h> ++ ++#include <linux/clk.h> ++#include <linux/delay.h> ++ ++#include <linux/console.h> ++#include <linux/fb.h> ++ ++#include <linux/dma-mapping.h> ++ ++#include <asm/mach-jz4740/jz4740_fb.h> ++#include <asm/mach-jz4740/gpio.h> ++ ++#define JZ_REG_LCD_CFG 0x00 ++#define JZ_REG_LCD_VSYNC 0x04 ++#define JZ_REG_LCD_HSYNC 0x08 ++#define JZ_REG_LCD_VAT 0x0C ++#define JZ_REG_LCD_DAH 0x10 ++#define JZ_REG_LCD_DAV 0x14 ++#define JZ_REG_LCD_PS 0x18 ++#define JZ_REG_LCD_CLS 0x1C ++#define JZ_REG_LCD_SPL 0x20 ++#define JZ_REG_LCD_REV 0x24 ++#define JZ_REG_LCD_CTRL 0x30 ++#define JZ_REG_LCD_STATE 0x34 ++#define JZ_REG_LCD_IID 0x38 ++#define JZ_REG_LCD_DA0 0x40 ++#define JZ_REG_LCD_SA0 0x44 ++#define JZ_REG_LCD_FID0 0x48 ++#define JZ_REG_LCD_CMD0 0x4C ++#define JZ_REG_LCD_DA1 0x50 ++#define JZ_REG_LCD_SA1 0x54 ++#define JZ_REG_LCD_FID1 0x58 ++#define JZ_REG_LCD_CMD1 0x5C ++ ++#define JZ_LCD_CFG_SLCD BIT(31) ++#define JZ_LCD_CFG_PS_DISABLE BIT(23) ++#define JZ_LCD_CFG_CLS_DISABLE BIT(22) ++#define JZ_LCD_CFG_SPL_DISABLE BIT(21) ++#define JZ_LCD_CFG_REV_DISABLE BIT(20) ++#define JZ_LCD_CFG_HSYNCM BIT(19) ++#define JZ_LCD_CFG_PCLKM BIT(18) ++#define JZ_LCD_CFG_INV BIT(17) ++#define JZ_LCD_CFG_SYNC_DIR BIT(16) ++#define JZ_LCD_CFG_PS_POLARITY BIT(15) ++#define JZ_LCD_CFG_CLS_POLARITY BIT(14) ++#define JZ_LCD_CFG_SPL_POLARITY BIT(13) ++#define JZ_LCD_CFG_REV_POLARITY BIT(12) ++#define JZ_LCD_CFG_HSYNC_ACTIVE_LOW BIT(11) ++#define JZ_LCD_CFG_PCLK_FALLING_EDGE BIT(10) ++#define JZ_LCD_CFG_DE_ACTIVE_LOW BIT(9) ++#define JZ_LCD_CFG_VSYNC_ACTIVE_LOW BIT(8) ++#define JZ_LCD_CFG_18_BIT BIT(7) ++#define JZ_LCD_CFG_PDW (BIT(5) | BIT(4)) ++#define JZ_LCD_CFG_MODE_MASK 0xf ++ ++#define JZ_LCD_CTRL_BURST_4 (0x0 << 28) ++#define JZ_LCD_CTRL_BURST_8 (0x1 << 28) ++#define JZ_LCD_CTRL_BURST_16 (0x2 << 28) ++#define JZ_LCD_CTRL_RGB555 BIT(27) ++#define JZ_LCD_CTRL_OFUP BIT(26) ++#define JZ_LCD_CTRL_FRC_GRAYSCALE_16 (0x0 << 24) ++#define JZ_LCD_CTRL_FRC_GRAYSCALE_4 (0x1 << 24) ++#define JZ_LCD_CTRL_FRC_GRAYSCALE_2 (0x2 << 24) ++#define JZ_LCD_CTRL_PDD_MASK (0xff << 16) ++#define JZ_LCD_CTRL_EOF_IRQ BIT(13) ++#define JZ_LCD_CTRL_SOF_IRQ BIT(12) ++#define JZ_LCD_CTRL_OFU_IRQ BIT(11) ++#define JZ_LCD_CTRL_IFU0_IRQ BIT(10) ++#define JZ_LCD_CTRL_IFU1_IRQ BIT(9) ++#define JZ_LCD_CTRL_DD_IRQ BIT(8) ++#define JZ_LCD_CTRL_QDD_IRQ BIT(7) ++#define JZ_LCD_CTRL_REVERSE_ENDIAN BIT(6) ++#define JZ_LCD_CTRL_LSB_FISRT BIT(5) ++#define JZ_LCD_CTRL_DISABLE BIT(4) ++#define JZ_LCD_CTRL_ENABLE BIT(3) ++#define JZ_LCD_CTRL_BPP_1 0x0 ++#define JZ_LCD_CTRL_BPP_2 0x1 ++#define JZ_LCD_CTRL_BPP_4 0x2 ++#define JZ_LCD_CTRL_BPP_8 0x3 ++#define JZ_LCD_CTRL_BPP_15_16 0x4 ++#define JZ_LCD_CTRL_BPP_18_24 0x5 ++ ++#define JZ_LCD_CMD_SOF_IRQ BIT(15) ++#define JZ_LCD_CMD_EOF_IRQ BIT(16) ++#define JZ_LCD_CMD_ENABLE_PAL BIT(12) ++ ++#define JZ_LCD_SYNC_MASK 0x3ff ++ ++#define JZ_LCD_STATE_DISABLED BIT(0) ++ ++struct jzfb_framedesc { ++ uint32_t next; ++ uint32_t addr; ++ uint32_t id; ++ uint32_t cmd; ++} __packed; ++ ++struct jzfb { ++ struct fb_info *fb; ++ struct platform_device *pdev; ++ void __iomem *base; ++ struct resource *mem; ++ struct jz4740_fb_platform_data *pdata; ++ ++ size_t vidmem_size; ++ void *vidmem; ++ dma_addr_t vidmem_phys; ++ struct jzfb_framedesc *framedesc; ++ dma_addr_t framedesc_phys; ++ ++ struct clk *ldclk; ++ struct clk *lpclk; ++ ++ unsigned is_enabled:1; ++ struct mutex lock; ++ ++ uint32_t pseudo_palette[16]; ++}; ++ ++static const struct fb_fix_screeninfo jzfb_fix __devinitdata = { ++ .id = "JZ4740 FB", ++ .type = FB_TYPE_PACKED_PIXELS, ++ .visual = FB_VISUAL_TRUECOLOR, ++ .xpanstep = 0, ++ .ypanstep = 0, ++ .ywrapstep = 0, ++ .accel = FB_ACCEL_NONE, ++}; ++ ++static const struct jz_gpio_bulk_request jz_lcd_ctrl_pins[] = { ++ JZ_GPIO_BULK_PIN(LCD_PCLK), ++ JZ_GPIO_BULK_PIN(LCD_HSYNC), ++ JZ_GPIO_BULK_PIN(LCD_VSYNC), ++ JZ_GPIO_BULK_PIN(LCD_DE), ++ JZ_GPIO_BULK_PIN(LCD_PS), ++ JZ_GPIO_BULK_PIN(LCD_REV), ++ JZ_GPIO_BULK_PIN(LCD_CLS), ++ JZ_GPIO_BULK_PIN(LCD_SPL), ++}; ++ ++static const struct jz_gpio_bulk_request jz_lcd_data_pins[] = { ++ JZ_GPIO_BULK_PIN(LCD_DATA0), ++ JZ_GPIO_BULK_PIN(LCD_DATA1), ++ JZ_GPIO_BULK_PIN(LCD_DATA2), ++ JZ_GPIO_BULK_PIN(LCD_DATA3), ++ JZ_GPIO_BULK_PIN(LCD_DATA4), ++ JZ_GPIO_BULK_PIN(LCD_DATA5), ++ JZ_GPIO_BULK_PIN(LCD_DATA6), ++ JZ_GPIO_BULK_PIN(LCD_DATA7), ++ JZ_GPIO_BULK_PIN(LCD_DATA8), ++ JZ_GPIO_BULK_PIN(LCD_DATA9), ++ JZ_GPIO_BULK_PIN(LCD_DATA10), ++ JZ_GPIO_BULK_PIN(LCD_DATA11), ++ JZ_GPIO_BULK_PIN(LCD_DATA12), ++ JZ_GPIO_BULK_PIN(LCD_DATA13), ++ JZ_GPIO_BULK_PIN(LCD_DATA14), ++ JZ_GPIO_BULK_PIN(LCD_DATA15), ++ JZ_GPIO_BULK_PIN(LCD_DATA16), ++ JZ_GPIO_BULK_PIN(LCD_DATA17), ++}; ++ ++static unsigned int jzfb_num_ctrl_pins(struct jzfb *jzfb) ++{ ++ unsigned int num; ++ ++ switch (jzfb->pdata->lcd_type) { ++ case JZ_LCD_TYPE_GENERIC_16_BIT: ++ num = 4; ++ break; ++ case JZ_LCD_TYPE_GENERIC_18_BIT: ++ num = 4; ++ break; ++ case JZ_LCD_TYPE_8BIT_SERIAL: ++ num = 3; ++ break; ++ case JZ_LCD_TYPE_SPECIAL_TFT_1: ++ case JZ_LCD_TYPE_SPECIAL_TFT_2: ++ case JZ_LCD_TYPE_SPECIAL_TFT_3: ++ num = 8; ++ break; ++ default: ++ num = 0; ++ break; ++ } ++ return num; ++} ++ ++static unsigned int jzfb_num_data_pins(struct jzfb *jzfb) ++{ ++ unsigned int num; ++ ++ switch (jzfb->pdata->lcd_type) { ++ case JZ_LCD_TYPE_GENERIC_16_BIT: ++ num = 16; ++ break; ++ case JZ_LCD_TYPE_GENERIC_18_BIT: ++ num = 18; ++ break; ++ case JZ_LCD_TYPE_8BIT_SERIAL: ++ num = 8; ++ break; ++ case JZ_LCD_TYPE_SPECIAL_TFT_1: ++ case JZ_LCD_TYPE_SPECIAL_TFT_2: ++ case JZ_LCD_TYPE_SPECIAL_TFT_3: ++ if (jzfb->pdata->bpp == 18) ++ num = 18; ++ else ++ num = 16; ++ break; ++ default: ++ num = 0; ++ break; ++ } ++ return num; ++} ++ ++/* Based on CNVT_TOHW macro from skeletonfb.c */ ++static inline uint32_t jzfb_convert_color_to_hw(unsigned val, ++ struct fb_bitfield *bf) ++{ ++ return (((val << bf->length) + 0x7FFF - val) >> 16) << bf->offset; ++} ++ ++static int jzfb_setcolreg(unsigned regno, unsigned red, unsigned green, ++ unsigned blue, unsigned transp, struct fb_info *fb) ++{ ++ uint32_t color; ++ ++ if (regno >= 16) ++ return -EINVAL; ++ ++ color = jzfb_convert_color_to_hw(red, &fb->var.red); ++ color |= jzfb_convert_color_to_hw(green, &fb->var.green); ++ color |= jzfb_convert_color_to_hw(blue, &fb->var.blue); ++ color |= jzfb_convert_color_to_hw(transp, &fb->var.transp); ++ ++ ((uint32_t *)(fb->pseudo_palette))[regno] = color; ++ ++ return 0; ++} ++ ++static int jzfb_get_controller_bpp(struct jzfb *jzfb) ++{ ++ switch (jzfb->pdata->bpp) { ++ case 18: ++ case 24: ++ return 32; ++ case 15: ++ return 16; ++ default: ++ return jzfb->pdata->bpp; ++ } ++} ++ ++static struct fb_videomode *jzfb_get_mode(struct jzfb *jzfb, ++ struct fb_var_screeninfo *var) ++{ ++ size_t i; ++ struct fb_videomode *mode = jzfb->pdata->modes; ++ ++ for (i = 0; i < jzfb->pdata->num_modes; ++i, ++mode) { ++ if (mode->xres == var->xres && mode->yres == var->yres) ++ return mode; ++ } ++ ++ return NULL; ++} ++ ++static int jzfb_check_var(struct fb_var_screeninfo *var, struct fb_info *fb) ++{ ++ struct jzfb *jzfb = fb->par; ++ struct fb_videomode *mode; ++ ++ if (var->bits_per_pixel != jzfb_get_controller_bpp(jzfb) && ++ var->bits_per_pixel != jzfb->pdata->bpp) ++ return -EINVAL; ++ ++ mode = jzfb_get_mode(jzfb, var); ++ if (mode == NULL) ++ return -EINVAL; ++ ++ fb_videomode_to_var(var, mode); ++ ++ switch (jzfb->pdata->bpp) { ++ case 8: ++ break; ++ case 15: ++ var->red.offset = 10; ++ var->red.length = 5; ++ var->green.offset = 6; ++ var->green.length = 5; ++ var->blue.offset = 0; ++ var->blue.length = 5; ++ break; ++ case 16: ++ var->red.offset = 11; ++ var->red.length = 5; ++ var->green.offset = 5; ++ var->green.length = 6; ++ var->blue.offset = 0; ++ var->blue.length = 5; ++ break; ++ case 18: ++ var->red.offset = 16; ++ var->red.length = 6; ++ var->green.offset = 8; ++ var->green.length = 6; ++ var->blue.offset = 0; ++ var->blue.length = 6; ++ var->bits_per_pixel = 32; ++ break; ++ case 32: ++ case 24: ++ var->transp.offset = 24; ++ var->transp.length = 8; ++ var->red.offset = 16; ++ var->red.length = 8; ++ var->green.offset = 8; ++ var->green.length = 8; ++ var->blue.offset = 0; ++ var->blue.length = 8; ++ var->bits_per_pixel = 32; ++ break; ++ default: ++ break; ++ } ++ ++ return 0; ++} ++ ++static int jzfb_set_par(struct fb_info *info) ++{ ++ struct jzfb *jzfb = info->par; ++ struct jz4740_fb_platform_data *pdata = jzfb->pdata; ++ struct fb_var_screeninfo *var = &info->var; ++ struct fb_videomode *mode; ++ uint16_t hds, vds; ++ uint16_t hde, vde; ++ uint16_t ht, vt; ++ uint32_t ctrl; ++ uint32_t cfg; ++ unsigned long rate; ++ ++ mode = jzfb_get_mode(jzfb, var); ++ if (mode == NULL) ++ return -EINVAL; ++ ++ if (mode == info->mode) ++ return 0; ++ ++ info->mode = mode; ++ ++ hds = mode->hsync_len + mode->left_margin; ++ hde = hds + mode->xres; ++ ht = hde + mode->right_margin; ++ ++ vds = mode->vsync_len + mode->upper_margin; ++ vde = vds + mode->yres; ++ vt = vde + mode->lower_margin; ++ ++ ctrl = JZ_LCD_CTRL_OFUP | JZ_LCD_CTRL_BURST_16; ++ ++ switch (pdata->bpp) { ++ case 1: ++ ctrl |= JZ_LCD_CTRL_BPP_1; ++ break; ++ case 2: ++ ctrl |= JZ_LCD_CTRL_BPP_2; ++ break; ++ case 4: ++ ctrl |= JZ_LCD_CTRL_BPP_4; ++ break; ++ case 8: ++ ctrl |= JZ_LCD_CTRL_BPP_8; ++ break; ++ case 15: ++ ctrl |= JZ_LCD_CTRL_RGB555; /* Falltrough */ ++ case 16: ++ ctrl |= JZ_LCD_CTRL_BPP_15_16; ++ break; ++ case 18: ++ case 24: ++ case 32: ++ ctrl |= JZ_LCD_CTRL_BPP_18_24; ++ break; ++ default: ++ break; ++ } ++ ++ cfg = pdata->lcd_type & 0xf; ++ ++ if (!(mode->sync & FB_SYNC_HOR_HIGH_ACT)) ++ cfg |= JZ_LCD_CFG_HSYNC_ACTIVE_LOW; ++ ++ if (!(mode->sync & FB_SYNC_VERT_HIGH_ACT)) ++ cfg |= JZ_LCD_CFG_VSYNC_ACTIVE_LOW; ++ ++ if (pdata->pixclk_falling_edge) ++ cfg |= JZ_LCD_CFG_PCLK_FALLING_EDGE; ++ ++ if (pdata->date_enable_active_low) ++ cfg |= JZ_LCD_CFG_DE_ACTIVE_LOW; ++ ++ if (pdata->lcd_type == JZ_LCD_TYPE_GENERIC_18_BIT) ++ cfg |= JZ_LCD_CFG_18_BIT; ++ ++ if (mode->pixclock) { ++ rate = PICOS2KHZ(mode->pixclock) * 1000; ++ mode->refresh = rate / vt / ht; ++ } else { ++ if (pdata->lcd_type == JZ_LCD_TYPE_8BIT_SERIAL) ++ rate = mode->refresh * (vt + 2 * mode->xres) * ht; ++ else ++ rate = mode->refresh * vt * ht; ++ ++ mode->pixclock = KHZ2PICOS(rate / 1000); ++ } ++ ++ mutex_lock(&jzfb->lock); ++ if (!jzfb->is_enabled) ++ clk_enable(jzfb->ldclk); ++ else ++ ctrl |= JZ_LCD_CTRL_ENABLE; ++ ++ switch (pdata->lcd_type) { ++ case JZ_LCD_TYPE_SPECIAL_TFT_1: ++ case JZ_LCD_TYPE_SPECIAL_TFT_2: ++ case JZ_LCD_TYPE_SPECIAL_TFT_3: ++ writel(pdata->special_tft_config.spl, jzfb->base + JZ_REG_LCD_SPL); ++ writel(pdata->special_tft_config.cls, jzfb->base + JZ_REG_LCD_CLS); ++ writel(pdata->special_tft_config.ps, jzfb->base + JZ_REG_LCD_PS); ++ writel(pdata->special_tft_config.ps, jzfb->base + JZ_REG_LCD_REV); ++ break; ++ default: ++ cfg |= JZ_LCD_CFG_PS_DISABLE; ++ cfg |= JZ_LCD_CFG_CLS_DISABLE; ++ cfg |= JZ_LCD_CFG_SPL_DISABLE; ++ cfg |= JZ_LCD_CFG_REV_DISABLE; ++ break; ++ } ++ ++ writel(mode->hsync_len, jzfb->base + JZ_REG_LCD_HSYNC); ++ writel(mode->vsync_len, jzfb->base + JZ_REG_LCD_VSYNC); ++ ++ writel((ht << 16) | vt, jzfb->base + JZ_REG_LCD_VAT); ++ ++ writel((hds << 16) | hde, jzfb->base + JZ_REG_LCD_DAH); ++ writel((vds << 16) | vde, jzfb->base + JZ_REG_LCD_DAV); ++ ++ writel(cfg, jzfb->base + JZ_REG_LCD_CFG); ++ ++ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL); ++ ++ if (!jzfb->is_enabled) ++ clk_disable(jzfb->ldclk); ++ ++ mutex_unlock(&jzfb->lock); ++ ++ clk_set_rate(jzfb->lpclk, rate); ++ clk_set_rate(jzfb->ldclk, rate * 3); ++ ++ return 0; ++} ++ ++static void jzfb_enable(struct jzfb *jzfb) ++{ ++ uint32_t ctrl; ++ ++ clk_enable(jzfb->ldclk); ++ ++ jz_gpio_bulk_resume(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb)); ++ jz_gpio_bulk_resume(jz_lcd_data_pins, jzfb_num_data_pins(jzfb)); ++ ++ writel(0, jzfb->base + JZ_REG_LCD_STATE); ++ ++ writel(jzfb->framedesc->next, jzfb->base + JZ_REG_LCD_DA0); ++ ++ ctrl = readl(jzfb->base + JZ_REG_LCD_CTRL); ++ ctrl |= JZ_LCD_CTRL_ENABLE; ++ ctrl &= ~JZ_LCD_CTRL_DISABLE; ++ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL); ++} ++ ++static void jzfb_disable(struct jzfb *jzfb) ++{ ++ uint32_t ctrl; ++ ++ ctrl = readl(jzfb->base + JZ_REG_LCD_CTRL); ++ ctrl |= JZ_LCD_CTRL_DISABLE; ++ writel(ctrl, jzfb->base + JZ_REG_LCD_CTRL); ++ do { ++ ctrl = readl(jzfb->base + JZ_REG_LCD_STATE); ++ } while (!(ctrl & JZ_LCD_STATE_DISABLED)); ++ ++ jz_gpio_bulk_suspend(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb)); ++ jz_gpio_bulk_suspend(jz_lcd_data_pins, jzfb_num_data_pins(jzfb)); ++ ++ clk_disable(jzfb->ldclk); ++} ++ ++static int jzfb_blank(int blank_mode, struct fb_info *info) ++{ ++ struct jzfb *jzfb = info->par; ++ ++ switch (blank_mode) { ++ case FB_BLANK_UNBLANK: ++ mutex_lock(&jzfb->lock); ++ if (jzfb->is_enabled) { ++ mutex_unlock(&jzfb->lock); ++ return 0; ++ } ++ ++ jzfb_enable(jzfb); ++ jzfb->is_enabled = 1; ++ ++ mutex_unlock(&jzfb->lock); ++ break; ++ default: ++ mutex_lock(&jzfb->lock); ++ if (!jzfb->is_enabled) { ++ mutex_unlock(&jzfb->lock); ++ return 0; ++ } ++ ++ jzfb_disable(jzfb); ++ jzfb->is_enabled = 0; ++ ++ mutex_unlock(&jzfb->lock); ++ break; ++ } ++ ++ return 0; ++} ++ ++static int jzfb_alloc_devmem(struct jzfb *jzfb) ++{ ++ int max_videosize = 0; ++ struct fb_videomode *mode = jzfb->pdata->modes; ++ void *page; ++ int i; ++ ++ for (i = 0; i < jzfb->pdata->num_modes; ++mode, ++i) { ++ if (max_videosize < mode->xres * mode->yres) ++ max_videosize = mode->xres * mode->yres; ++ } ++ ++ max_videosize *= jzfb_get_controller_bpp(jzfb) >> 3; ++ ++ jzfb->framedesc = dma_alloc_coherent(&jzfb->pdev->dev, ++ sizeof(*jzfb->framedesc), ++ &jzfb->framedesc_phys, GFP_KERNEL); ++ ++ if (!jzfb->framedesc) ++ return -ENOMEM; ++ ++ jzfb->vidmem_size = PAGE_ALIGN(max_videosize); ++ jzfb->vidmem = dma_alloc_coherent(&jzfb->pdev->dev, ++ jzfb->vidmem_size, ++ &jzfb->vidmem_phys, GFP_KERNEL); ++ ++ if (!jzfb->vidmem) ++ goto err_free_framedesc; ++ ++ for (page = jzfb->vidmem; ++ page < jzfb->vidmem + PAGE_ALIGN(jzfb->vidmem_size); ++ page += PAGE_SIZE) { ++ SetPageReserved(virt_to_page(page)); ++ } ++ ++ jzfb->framedesc->next = jzfb->framedesc_phys; ++ jzfb->framedesc->addr = jzfb->vidmem_phys; ++ jzfb->framedesc->id = 0xdeafbead; ++ jzfb->framedesc->cmd = 0; ++ jzfb->framedesc->cmd |= max_videosize / 4; ++ ++ return 0; ++ ++err_free_framedesc: ++ dma_free_coherent(&jzfb->pdev->dev, sizeof(*jzfb->framedesc), ++ jzfb->framedesc, jzfb->framedesc_phys); ++ return -ENOMEM; ++} ++ ++static void jzfb_free_devmem(struct jzfb *jzfb) ++{ ++ dma_free_coherent(&jzfb->pdev->dev, jzfb->vidmem_size, ++ jzfb->vidmem, jzfb->vidmem_phys); ++ dma_free_coherent(&jzfb->pdev->dev, sizeof(*jzfb->framedesc), ++ jzfb->framedesc, jzfb->framedesc_phys); ++} ++ ++static struct fb_ops jzfb_ops = { ++ .owner = THIS_MODULE, ++ .fb_check_var = jzfb_check_var, ++ .fb_set_par = jzfb_set_par, ++ .fb_blank = jzfb_blank, ++ .fb_fillrect = sys_fillrect, ++ .fb_copyarea = sys_copyarea, ++ .fb_imageblit = sys_imageblit, ++ .fb_setcolreg = jzfb_setcolreg, ++}; ++ ++static int __devinit jzfb_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jzfb *jzfb; ++ struct fb_info *fb; ++ struct jz4740_fb_platform_data *pdata = pdev->dev.platform_data; ++ struct resource *mem; ++ ++ if (!pdata) { ++ dev_err(&pdev->dev, "Missing platform data\n"); ++ return -ENXIO; ++ } ++ ++ mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!mem) { ++ dev_err(&pdev->dev, "Failed to get register memory resource\n"); ++ return -ENXIO; ++ } ++ ++ mem = request_mem_region(mem->start, resource_size(mem), pdev->name); ++ if (!mem) { ++ dev_err(&pdev->dev, "Failed to request register memory region\n"); ++ return -EBUSY; ++ } ++ ++ fb = framebuffer_alloc(sizeof(struct jzfb), &pdev->dev); ++ if (!fb) { ++ dev_err(&pdev->dev, "Failed to allocate framebuffer device\n"); ++ ret = -ENOMEM; ++ goto err_release_mem_region; ++ } ++ ++ fb->fbops = &jzfb_ops; ++ fb->flags = FBINFO_DEFAULT; ++ ++ jzfb = fb->par; ++ jzfb->pdev = pdev; ++ jzfb->pdata = pdata; ++ jzfb->mem = mem; ++ ++ jzfb->ldclk = clk_get(&pdev->dev, "lcd"); ++ if (IS_ERR(jzfb->ldclk)) { ++ ret = PTR_ERR(jzfb->ldclk); ++ dev_err(&pdev->dev, "Failed to get lcd clock: %d\n", ret); ++ goto err_framebuffer_release; ++ } ++ ++ jzfb->lpclk = clk_get(&pdev->dev, "lcd_pclk"); ++ if (IS_ERR(jzfb->lpclk)) { ++ ret = PTR_ERR(jzfb->lpclk); ++ dev_err(&pdev->dev, "Failed to get lcd pixel clock: %d\n", ret); ++ goto err_put_ldclk; ++ } ++ ++ jzfb->base = ioremap(mem->start, resource_size(mem)); ++ if (!jzfb->base) { ++ dev_err(&pdev->dev, "Failed to ioremap register memory region\n"); ++ ret = -EBUSY; ++ goto err_put_lpclk; ++ } ++ ++ platform_set_drvdata(pdev, jzfb); ++ ++ mutex_init(&jzfb->lock); ++ ++ fb_videomode_to_modelist(pdata->modes, pdata->num_modes, ++ &fb->modelist); ++ fb_videomode_to_var(&fb->var, pdata->modes); ++ fb->var.bits_per_pixel = pdata->bpp; ++ jzfb_check_var(&fb->var, fb); ++ ++ ret = jzfb_alloc_devmem(jzfb); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to allocate video memory\n"); ++ goto err_iounmap; ++ } ++ ++ fb->fix = jzfb_fix; ++ fb->fix.line_length = fb->var.bits_per_pixel * fb->var.xres / 8; ++ fb->fix.mmio_start = mem->start; ++ fb->fix.mmio_len = resource_size(mem); ++ fb->fix.smem_start = jzfb->vidmem_phys; ++ fb->fix.smem_len = fb->fix.line_length * fb->var.yres; ++ fb->screen_base = jzfb->vidmem; ++ fb->pseudo_palette = jzfb->pseudo_palette; ++ ++ fb_alloc_cmap(&fb->cmap, 256, 0); ++ ++ clk_enable(jzfb->ldclk); ++ jzfb->is_enabled = 1; ++ ++ writel(jzfb->framedesc->next, jzfb->base + JZ_REG_LCD_DA0); ++ ++ fb->mode = NULL; ++ jzfb_set_par(fb); ++ ++ jz_gpio_bulk_request(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb)); ++ jz_gpio_bulk_request(jz_lcd_data_pins, jzfb_num_data_pins(jzfb)); ++ ++ ret = register_framebuffer(fb); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to register framebuffer: %d\n", ret); ++ goto err_free_devmem; ++ } ++ ++ jzfb->fb = fb; ++ ++ return 0; ++ ++err_free_devmem: ++ jz_gpio_bulk_free(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb)); ++ jz_gpio_bulk_free(jz_lcd_data_pins, jzfb_num_data_pins(jzfb)); ++ ++ fb_dealloc_cmap(&fb->cmap); ++ jzfb_free_devmem(jzfb); ++err_iounmap: ++ iounmap(jzfb->base); ++err_put_lpclk: ++ clk_put(jzfb->lpclk); ++err_put_ldclk: ++ clk_put(jzfb->ldclk); ++err_framebuffer_release: ++ framebuffer_release(fb); ++err_release_mem_region: ++ release_mem_region(mem->start, resource_size(mem)); ++ return ret; ++} ++ ++static int __devexit jzfb_remove(struct platform_device *pdev) ++{ ++ struct jzfb *jzfb = platform_get_drvdata(pdev); ++ ++ jzfb_blank(FB_BLANK_POWERDOWN, jzfb->fb); ++ ++ jz_gpio_bulk_free(jz_lcd_ctrl_pins, jzfb_num_ctrl_pins(jzfb)); ++ jz_gpio_bulk_free(jz_lcd_data_pins, jzfb_num_data_pins(jzfb)); ++ ++ iounmap(jzfb->base); ++ release_mem_region(jzfb->mem->start, resource_size(jzfb->mem)); ++ ++ fb_dealloc_cmap(&jzfb->fb->cmap); ++ jzfb_free_devmem(jzfb); ++ ++ platform_set_drvdata(pdev, NULL); ++ ++ clk_put(jzfb->lpclk); ++ clk_put(jzfb->ldclk); ++ ++ framebuffer_release(jzfb->fb); ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++ ++static int jzfb_suspend(struct device *dev) ++{ ++ struct jzfb *jzfb = dev_get_drvdata(dev); ++ ++ acquire_console_sem(); ++ fb_set_suspend(jzfb->fb, 1); ++ release_console_sem(); ++ ++ mutex_lock(&jzfb->lock); ++ if (jzfb->is_enabled) ++ jzfb_disable(jzfb); ++ mutex_unlock(&jzfb->lock); ++ ++ return 0; ++} ++ ++static int jzfb_resume(struct device *dev) ++{ ++ struct jzfb *jzfb = dev_get_drvdata(dev); ++ clk_enable(jzfb->ldclk); ++ ++ mutex_lock(&jzfb->lock); ++ if (jzfb->is_enabled) ++ jzfb_enable(jzfb); ++ mutex_unlock(&jzfb->lock); ++ ++ acquire_console_sem(); ++ fb_set_suspend(jzfb->fb, 0); ++ release_console_sem(); ++ ++ return 0; ++} ++ ++static const struct dev_pm_ops jzfb_pm_ops = { ++ .suspend = jzfb_suspend, ++ .resume = jzfb_resume, ++ .poweroff = jzfb_suspend, ++ .restore = jzfb_resume, ++}; ++ ++#define JZFB_PM_OPS (&jzfb_pm_ops) ++ ++#else ++#define JZFB_PM_OPS NULL ++#endif ++ ++static struct platform_driver jzfb_driver = { ++ .probe = jzfb_probe, ++ .remove = __devexit_p(jzfb_remove), ++ .driver = { ++ .name = "jz4740-fb", ++ .pm = JZFB_PM_OPS, ++ }, ++}; ++ ++static int __init jzfb_init(void) ++{ ++ return platform_driver_register(&jzfb_driver); ++} ++module_init(jzfb_init); ++ ++static void __exit jzfb_exit(void) ++{ ++ platform_driver_unregister(&jzfb_driver); ++} ++module_exit(jzfb_exit); ++ ++MODULE_LICENSE("GPL"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("JZ4740 SoC LCD framebuffer driver"); ++MODULE_ALIAS("platform:jz4740-fb"); diff --git a/target/linux/xburst/patches-2.6.35/052-rtc.patch b/target/linux/xburst/patches-2.6.35/052-rtc.patch new file mode 100644 index 0000000..f04c7bd --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/052-rtc.patch @@ -0,0 +1,400 @@ +From 21a0c050c7471b9d87e720a84f6733bbe8e19835 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 18:29:50 +0000 +Subject: [PATCH] RTC: Add JZ4740 RTC driver + +Add support for the RTC unit on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: Alessandro Zummo <a.zummo@towertech.it> +Cc: Paul Gortmaker <p_gortmaker@yahoo.com> +Cc: rtc-linux@googlegroups.com +Acked-by: Wan ZongShun <mcuos.com@gmail.com> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Cc: Alessandro Zummo <a.zummo@towertech.it>, +Patchwork: https://patchwork.linux-mips.org/patch/1424/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + drivers/rtc/Kconfig | 11 ++ + drivers/rtc/Makefile | 1 + + drivers/rtc/rtc-jz4740.c | 345 ++++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 357 insertions(+), 0 deletions(-) + create mode 100644 drivers/rtc/rtc-jz4740.c + +--- a/drivers/rtc/Kconfig ++++ b/drivers/rtc/Kconfig +@@ -914,4 +914,15 @@ config RTC_DRV_MPC5121 + This driver can also be built as a module. If so, the module + will be called rtc-mpc5121. + ++config RTC_DRV_JZ4740 ++ tristate "Ingenic JZ4740 SoC" ++ depends on RTC_CLASS ++ depends on MACH_JZ4740 ++ help ++ If you say yes here you get support for the Ingenic JZ4740 SoC RTC ++ controller. ++ ++ This driver can also be buillt as a module. If so, the module ++ will be called rtc-jz4740. ++ + endif # RTC_CLASS +--- a/drivers/rtc/Makefile ++++ b/drivers/rtc/Makefile +@@ -47,6 +47,7 @@ obj-$(CONFIG_RTC_DRV_EP93XX) += rtc-ep93 + obj-$(CONFIG_RTC_DRV_FM3130) += rtc-fm3130.o + obj-$(CONFIG_RTC_DRV_GENERIC) += rtc-generic.o + obj-$(CONFIG_RTC_DRV_ISL1208) += rtc-isl1208.o ++obj-$(CONFIG_RTC_DRV_JZ4740) += rtc-jz4740.o + obj-$(CONFIG_RTC_DRV_M41T80) += rtc-m41t80.o + obj-$(CONFIG_RTC_DRV_M41T94) += rtc-m41t94.o + obj-$(CONFIG_RTC_DRV_M48T35) += rtc-m48t35.o +--- /dev/null ++++ b/drivers/rtc/rtc-jz4740.c +@@ -0,0 +1,345 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC RTC driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/rtc.h> ++#include <linux/slab.h> ++#include <linux/spinlock.h> ++ ++#define JZ_REG_RTC_CTRL 0x00 ++#define JZ_REG_RTC_SEC 0x04 ++#define JZ_REG_RTC_SEC_ALARM 0x08 ++#define JZ_REG_RTC_REGULATOR 0x0C ++#define JZ_REG_RTC_HIBERNATE 0x20 ++#define JZ_REG_RTC_SCRATCHPAD 0x34 ++ ++#define JZ_RTC_CTRL_WRDY BIT(7) ++#define JZ_RTC_CTRL_1HZ BIT(6) ++#define JZ_RTC_CTRL_1HZ_IRQ BIT(5) ++#define JZ_RTC_CTRL_AF BIT(4) ++#define JZ_RTC_CTRL_AF_IRQ BIT(3) ++#define JZ_RTC_CTRL_AE BIT(2) ++#define JZ_RTC_CTRL_ENABLE BIT(0) ++ ++struct jz4740_rtc { ++ struct resource *mem; ++ void __iomem *base; ++ ++ struct rtc_device *rtc; ++ ++ unsigned int irq; ++ ++ spinlock_t lock; ++}; ++ ++static inline uint32_t jz4740_rtc_reg_read(struct jz4740_rtc *rtc, size_t reg) ++{ ++ return readl(rtc->base + reg); ++} ++ ++static int jz4740_rtc_wait_write_ready(struct jz4740_rtc *rtc) ++{ ++ uint32_t ctrl; ++ int timeout = 1000; ++ ++ do { ++ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL); ++ } while (!(ctrl & JZ_RTC_CTRL_WRDY) && --timeout); ++ ++ return timeout ? 0 : -EIO; ++} ++ ++static inline int jz4740_rtc_reg_write(struct jz4740_rtc *rtc, size_t reg, ++ uint32_t val) ++{ ++ int ret; ++ ret = jz4740_rtc_wait_write_ready(rtc); ++ if (ret == 0) ++ writel(val, rtc->base + reg); ++ ++ return ret; ++} ++ ++static int jz4740_rtc_ctrl_set_bits(struct jz4740_rtc *rtc, uint32_t mask, ++ bool set) ++{ ++ int ret; ++ unsigned long flags; ++ uint32_t ctrl; ++ ++ spin_lock_irqsave(&rtc->lock, flags); ++ ++ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL); ++ ++ /* Don't clear interrupt flags by accident */ ++ ctrl |= JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF; ++ ++ if (set) ++ ctrl |= mask; ++ else ++ ctrl &= ~mask; ++ ++ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_CTRL, ctrl); ++ ++ spin_unlock_irqrestore(&rtc->lock, flags); ++ ++ return ret; ++} ++ ++static int jz4740_rtc_read_time(struct device *dev, struct rtc_time *time) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ uint32_t secs, secs2; ++ int timeout = 5; ++ ++ /* If the seconds register is read while it is updated, it can contain a ++ * bogus value. This can be avoided by making sure that two consecutive ++ * reads have the same value. ++ */ ++ secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC); ++ secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC); ++ ++ while (secs != secs2 && --timeout) { ++ secs = secs2; ++ secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC); ++ } ++ ++ if (timeout == 0) ++ return -EIO; ++ ++ rtc_time_to_tm(secs, time); ++ ++ return rtc_valid_tm(time); ++} ++ ++static int jz4740_rtc_set_mmss(struct device *dev, unsigned long secs) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ ++ return jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, secs); ++} ++ ++static int jz4740_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ uint32_t secs; ++ uint32_t ctrl; ++ ++ secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC_ALARM); ++ ++ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL); ++ ++ alrm->enabled = !!(ctrl & JZ_RTC_CTRL_AE); ++ alrm->pending = !!(ctrl & JZ_RTC_CTRL_AF); ++ ++ rtc_time_to_tm(secs, &alrm->time); ++ ++ return rtc_valid_tm(&alrm->time); ++} ++ ++static int jz4740_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) ++{ ++ int ret; ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ unsigned long secs; ++ ++ rtc_tm_to_time(&alrm->time, &secs); ++ ++ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC_ALARM, secs); ++ if (!ret) ++ ret = jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AE, alrm->enabled); ++ ++ return ret; ++} ++ ++static int jz4740_rtc_update_irq_enable(struct device *dev, unsigned int enable) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ_IRQ, enable); ++} ++ ++static int jz4740_rtc_alarm_irq_enable(struct device *dev, unsigned int enable) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AF_IRQ, enable); ++} ++ ++static struct rtc_class_ops jz4740_rtc_ops = { ++ .read_time = jz4740_rtc_read_time, ++ .set_mmss = jz4740_rtc_set_mmss, ++ .read_alarm = jz4740_rtc_read_alarm, ++ .set_alarm = jz4740_rtc_set_alarm, ++ .update_irq_enable = jz4740_rtc_update_irq_enable, ++ .alarm_irq_enable = jz4740_rtc_alarm_irq_enable, ++}; ++ ++static irqreturn_t jz4740_rtc_irq(int irq, void *data) ++{ ++ struct jz4740_rtc *rtc = data; ++ uint32_t ctrl; ++ unsigned long events = 0; ++ ++ ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL); ++ ++ if (ctrl & JZ_RTC_CTRL_1HZ) ++ events |= (RTC_UF | RTC_IRQF); ++ ++ if (ctrl & JZ_RTC_CTRL_AF) ++ events |= (RTC_AF | RTC_IRQF); ++ ++ rtc_update_irq(rtc->rtc, 1, events); ++ ++ jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF, false); ++ ++ return IRQ_HANDLED; ++} ++ ++void jz4740_rtc_poweroff(struct device *dev) ++{ ++ struct jz4740_rtc *rtc = dev_get_drvdata(dev); ++ jz4740_rtc_reg_write(rtc, JZ_REG_RTC_HIBERNATE, 1); ++} ++EXPORT_SYMBOL_GPL(jz4740_rtc_poweroff); ++ ++static int __devinit jz4740_rtc_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz4740_rtc *rtc; ++ uint32_t scratchpad; ++ ++ rtc = kzalloc(sizeof(*rtc), GFP_KERNEL); ++ if (!rtc) ++ return -ENOMEM; ++ ++ rtc->irq = platform_get_irq(pdev, 0); ++ if (rtc->irq < 0) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get platform irq\n"); ++ goto err_free; ++ } ++ ++ rtc->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!rtc->mem) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get platform mmio memory\n"); ++ goto err_free; ++ } ++ ++ rtc->mem = request_mem_region(rtc->mem->start, resource_size(rtc->mem), ++ pdev->name); ++ if (!rtc->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ goto err_free; ++ } ++ ++ rtc->base = ioremap_nocache(rtc->mem->start, resource_size(rtc->mem)); ++ if (!rtc->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ spin_lock_init(&rtc->lock); ++ ++ platform_set_drvdata(pdev, rtc); ++ ++ rtc->rtc = rtc_device_register(pdev->name, &pdev->dev, &jz4740_rtc_ops, ++ THIS_MODULE); ++ if (IS_ERR(rtc->rtc)) { ++ ret = PTR_ERR(rtc->rtc); ++ dev_err(&pdev->dev, "Failed to register rtc device: %d\n", ret); ++ goto err_iounmap; ++ } ++ ++ ret = request_irq(rtc->irq, jz4740_rtc_irq, 0, ++ pdev->name, rtc); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request rtc irq: %d\n", ret); ++ goto err_unregister_rtc; ++ } ++ ++ scratchpad = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SCRATCHPAD); ++ if (scratchpad != 0x12345678) { ++ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SCRATCHPAD, 0x12345678); ++ ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, 0); ++ if (ret) { ++ dev_err(&pdev->dev, "Could not write write to RTC registers\n"); ++ goto err_free_irq; ++ } ++ } ++ ++ return 0; ++ ++err_free_irq: ++ free_irq(rtc->irq, rtc); ++err_unregister_rtc: ++ rtc_device_unregister(rtc->rtc); ++err_iounmap: ++ platform_set_drvdata(pdev, NULL); ++ iounmap(rtc->base); ++err_release_mem_region: ++ release_mem_region(rtc->mem->start, resource_size(rtc->mem)); ++err_free: ++ kfree(rtc); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_rtc_remove(struct platform_device *pdev) ++{ ++ struct jz4740_rtc *rtc = platform_get_drvdata(pdev); ++ ++ free_irq(rtc->irq, rtc); ++ ++ rtc_device_unregister(rtc->rtc); ++ ++ iounmap(rtc->base); ++ release_mem_region(rtc->mem->start, resource_size(rtc->mem)); ++ ++ kfree(rtc); ++ ++ platform_set_drvdata(pdev, NULL); ++ ++ return 0; ++} ++ ++struct platform_driver jz4740_rtc_driver = { ++ .probe = jz4740_rtc_probe, ++ .remove = __devexit_p(jz4740_rtc_remove), ++ .driver = { ++ .name = "jz4740-rtc", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_rtc_init(void) ++{ ++ return platform_driver_register(&jz4740_rtc_driver); ++} ++module_init(jz4740_rtc_init); ++ ++static void __exit jz4740_rtc_exit(void) ++{ ++ platform_driver_unregister(&jz4740_rtc_driver); ++} ++module_exit(jz4740_rtc_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_LICENSE("GPL"); ++MODULE_DESCRIPTION("RTC driver for the JZ4740 SoC\n"); ++MODULE_ALIAS("platform:jz4740-rtc"); diff --git a/target/linux/xburst/patches-2.6.35/053-adc.patch b/target/linux/xburst/patches-2.6.35/053-adc.patch new file mode 100644 index 0000000..9f3912d --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/053-adc.patch @@ -0,0 +1,476 @@ +From ae6e941c5d58262c0a09c355ae384b7109977053 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Mon, 12 Jul 2010 03:48:08 +0200 +Subject: [PATCH] mfd: Add JZ4740 ADC driver + +This patch adds a MFD driver for the JZ4740 ADC unit. The driver is used to +demultiplex IRQs and synchronize access to shared registers between the +battery, hwmon and (future) touchscreen driver. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Signed-off-by: Samuel Ortiz <sameo@linux.intel.com> +--- + drivers/mfd/Kconfig | 8 + + drivers/mfd/Makefile | 1 + + drivers/mfd/jz4740-adc.c | 394 ++++++++++++++++++++++++++++++++++++++++++++ + include/linux/jz4740-adc.h | 32 ++++ + 4 files changed, 435 insertions(+), 0 deletions(-) + create mode 100644 drivers/mfd/jz4740-adc.c + create mode 100644 include/linux/jz4740-adc.h + +--- a/drivers/mfd/Kconfig ++++ b/drivers/mfd/Kconfig +@@ -482,6 +482,14 @@ config MFD_JANZ_CMODIO + host many different types of MODULbus daughterboards, including + CAN and GPIO controllers. + ++config MFD_JZ4740_ADC ++ tristate "Support for the JZ4740 SoC ADC core" ++ select MFD_CORE ++ depends on MACH_JZ4740 ++ help ++ Say yes here if you want support for the ADC unit in the JZ4740 SoC. ++ This driver is necessary for jz4740-battery and jz4740-hwmon driver. ++ + endif # MFD_SUPPORT + + menu "Multimedia Capabilities Port drivers" +--- a/drivers/mfd/Makefile ++++ b/drivers/mfd/Makefile +@@ -71,3 +71,4 @@ obj-$(CONFIG_PMIC_ADP5520) += adp5520.o + obj-$(CONFIG_LPC_SCH) += lpc_sch.o + obj-$(CONFIG_MFD_RDC321X) += rdc321x-southbridge.o + obj-$(CONFIG_MFD_JANZ_CMODIO) += janz-cmodio.o ++obj-$(CONFIG_MFD_JZ4740_ADC) += jz4740-adc.o +--- /dev/null ++++ b/drivers/mfd/jz4740-adc.c +@@ -0,0 +1,394 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC ADC driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ * This driver synchronizes access to the JZ4740 ADC core between the ++ * JZ4740 battery and hwmon drivers. ++ */ ++ ++#include <linux/err.h> ++#include <linux/irq.h> ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++#include <linux/spinlock.h> ++ ++#include <linux/clk.h> ++#include <linux/mfd/core.h> ++ ++#include <linux/jz4740-adc.h> ++ ++ ++#define JZ_REG_ADC_ENABLE 0x00 ++#define JZ_REG_ADC_CFG 0x04 ++#define JZ_REG_ADC_CTRL 0x08 ++#define JZ_REG_ADC_STATUS 0x0c ++ ++#define JZ_REG_ADC_TOUCHSCREEN_BASE 0x10 ++#define JZ_REG_ADC_BATTERY_BASE 0x1c ++#define JZ_REG_ADC_HWMON_BASE 0x20 ++ ++#define JZ_ADC_ENABLE_TOUCH BIT(2) ++#define JZ_ADC_ENABLE_BATTERY BIT(1) ++#define JZ_ADC_ENABLE_ADCIN BIT(0) ++ ++enum { ++ JZ_ADC_IRQ_ADCIN = 0, ++ JZ_ADC_IRQ_BATTERY, ++ JZ_ADC_IRQ_TOUCH, ++ JZ_ADC_IRQ_PENUP, ++ JZ_ADC_IRQ_PENDOWN, ++}; ++ ++struct jz4740_adc { ++ struct resource *mem; ++ void __iomem *base; ++ ++ int irq; ++ int irq_base; ++ ++ struct clk *clk; ++ atomic_t clk_ref; ++ ++ spinlock_t lock; ++}; ++ ++static inline void jz4740_adc_irq_set_masked(struct jz4740_adc *adc, int irq, ++ bool masked) ++{ ++ unsigned long flags; ++ uint8_t val; ++ ++ irq -= adc->irq_base; ++ ++ spin_lock_irqsave(&adc->lock, flags); ++ ++ val = readb(adc->base + JZ_REG_ADC_CTRL); ++ if (masked) ++ val |= BIT(irq); ++ else ++ val &= ~BIT(irq); ++ writeb(val, adc->base + JZ_REG_ADC_CTRL); ++ ++ spin_unlock_irqrestore(&adc->lock, flags); ++} ++ ++static void jz4740_adc_irq_mask(unsigned int irq) ++{ ++ struct jz4740_adc *adc = get_irq_chip_data(irq); ++ jz4740_adc_irq_set_masked(adc, irq, true); ++} ++ ++static void jz4740_adc_irq_unmask(unsigned int irq) ++{ ++ struct jz4740_adc *adc = get_irq_chip_data(irq); ++ jz4740_adc_irq_set_masked(adc, irq, false); ++} ++ ++static void jz4740_adc_irq_ack(unsigned int irq) ++{ ++ struct jz4740_adc *adc = get_irq_chip_data(irq); ++ ++ irq -= adc->irq_base; ++ writeb(BIT(irq), adc->base + JZ_REG_ADC_STATUS); ++} ++ ++static struct irq_chip jz4740_adc_irq_chip = { ++ .name = "jz4740-adc", ++ .mask = jz4740_adc_irq_mask, ++ .unmask = jz4740_adc_irq_unmask, ++ .ack = jz4740_adc_irq_ack, ++}; ++ ++static void jz4740_adc_irq_demux(unsigned int irq, struct irq_desc *desc) ++{ ++ struct jz4740_adc *adc = get_irq_desc_data(desc); ++ uint8_t status; ++ unsigned int i; ++ ++ status = readb(adc->base + JZ_REG_ADC_STATUS); ++ ++ for (i = 0; i < 5; ++i) { ++ if (status & BIT(i)) ++ generic_handle_irq(adc->irq_base + i); ++ } ++} ++ ++ ++/* Refcounting for the ADC clock is done in here instead of in the clock ++ * framework, because it is the only clock which is shared between multiple ++ * devices and thus is the only clock which needs refcounting */ ++static inline void jz4740_adc_clk_enable(struct jz4740_adc *adc) ++{ ++ if (atomic_inc_return(&adc->clk_ref) == 1) ++ clk_enable(adc->clk); ++} ++ ++static inline void jz4740_adc_clk_disable(struct jz4740_adc *adc) ++{ ++ if (atomic_dec_return(&adc->clk_ref) == 0) ++ clk_disable(adc->clk); ++} ++ ++static inline void jz4740_adc_set_enabled(struct jz4740_adc *adc, int engine, ++ bool enabled) ++{ ++ unsigned long flags; ++ uint8_t val; ++ ++ spin_lock_irqsave(&adc->lock, flags); ++ ++ val = readb(adc->base + JZ_REG_ADC_ENABLE); ++ if (enabled) ++ val |= BIT(engine); ++ else ++ val &= BIT(engine); ++ writeb(val, adc->base + JZ_REG_ADC_ENABLE); ++ ++ spin_unlock_irqrestore(&adc->lock, flags); ++} ++ ++static int jz4740_adc_cell_enable(struct platform_device *pdev) ++{ ++ struct jz4740_adc *adc = dev_get_drvdata(pdev->dev.parent); ++ ++ jz4740_adc_clk_enable(adc); ++ jz4740_adc_set_enabled(adc, pdev->id, true); ++ ++ return 0; ++} ++ ++static int jz4740_adc_cell_disable(struct platform_device *pdev) ++{ ++ struct jz4740_adc *adc = dev_get_drvdata(pdev->dev.parent); ++ ++ jz4740_adc_set_enabled(adc, pdev->id, false); ++ jz4740_adc_clk_disable(adc); ++ ++ return 0; ++} ++ ++int jz4740_adc_set_config(struct device *dev, uint32_t mask, uint32_t val) ++{ ++ struct jz4740_adc *adc = dev_get_drvdata(dev); ++ unsigned long flags; ++ uint32_t cfg; ++ ++ if (!adc) ++ return -ENODEV; ++ ++ spin_lock_irqsave(&adc->lock, flags); ++ ++ cfg = readl(adc->base + JZ_REG_ADC_CFG); ++ ++ cfg &= ~mask; ++ cfg |= val; ++ ++ writel(cfg, adc->base + JZ_REG_ADC_CFG); ++ ++ spin_unlock_irqrestore(&adc->lock, flags); ++ ++ return 0; ++} ++EXPORT_SYMBOL_GPL(jz4740_adc_set_config); ++ ++static struct resource jz4740_hwmon_resources[] = { ++ { ++ .start = JZ_ADC_IRQ_ADCIN, ++ .flags = IORESOURCE_IRQ, ++ }, ++ { ++ .start = JZ_REG_ADC_HWMON_BASE, ++ .end = JZ_REG_ADC_HWMON_BASE + 3, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++static struct resource jz4740_battery_resources[] = { ++ { ++ .start = JZ_ADC_IRQ_BATTERY, ++ .flags = IORESOURCE_IRQ, ++ }, ++ { ++ .start = JZ_REG_ADC_BATTERY_BASE, ++ .end = JZ_REG_ADC_BATTERY_BASE + 3, ++ .flags = IORESOURCE_MEM, ++ }, ++}; ++ ++const struct mfd_cell jz4740_adc_cells[] = { ++ { ++ .id = 0, ++ .name = "jz4740-hwmon", ++ .num_resources = ARRAY_SIZE(jz4740_hwmon_resources), ++ .resources = jz4740_hwmon_resources, ++ .platform_data = (void *)&jz4740_adc_cells[0], ++ .data_size = sizeof(struct mfd_cell), ++ ++ .enable = jz4740_adc_cell_enable, ++ .disable = jz4740_adc_cell_disable, ++ }, ++ { ++ .id = 1, ++ .name = "jz4740-battery", ++ .num_resources = ARRAY_SIZE(jz4740_battery_resources), ++ .resources = jz4740_battery_resources, ++ .platform_data = (void *)&jz4740_adc_cells[1], ++ .data_size = sizeof(struct mfd_cell), ++ ++ .enable = jz4740_adc_cell_enable, ++ .disable = jz4740_adc_cell_disable, ++ }, ++}; ++ ++static int __devinit jz4740_adc_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz4740_adc *adc; ++ struct resource *mem_base; ++ int irq; ++ ++ adc = kmalloc(sizeof(*adc), GFP_KERNEL); ++ if (!adc) { ++ dev_err(&pdev->dev, "Failed to allocate driver structure\n"); ++ return -ENOMEM; ++ } ++ ++ adc->irq = platform_get_irq(pdev, 0); ++ if (adc->irq < 0) { ++ ret = adc->irq; ++ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret); ++ goto err_free; ++ } ++ ++ adc->irq_base = platform_get_irq(pdev, 1); ++ if (adc->irq_base < 0) { ++ ret = adc->irq_base; ++ dev_err(&pdev->dev, "Failed to get irq base: %d\n", ret); ++ goto err_free; ++ } ++ ++ mem_base = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!mem_base) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get platform mmio resource\n"); ++ goto err_free; ++ } ++ ++ /* Only request the shared registers for the MFD driver */ ++ adc->mem = request_mem_region(mem_base->start, JZ_REG_ADC_STATUS, ++ pdev->name); ++ if (!adc->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ goto err_free; ++ } ++ ++ adc->base = ioremap_nocache(adc->mem->start, resource_size(adc->mem)); ++ if (!adc->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ adc->clk = clk_get(&pdev->dev, "adc"); ++ if (IS_ERR(adc->clk)) { ++ ret = PTR_ERR(adc->clk); ++ dev_err(&pdev->dev, "Failed to get clock: %d\n", ret); ++ goto err_iounmap; ++ } ++ ++ spin_lock_init(&adc->lock); ++ atomic_set(&adc->clk_ref, 0); ++ ++ platform_set_drvdata(pdev, adc); ++ ++ for (irq = adc->irq_base; irq < adc->irq_base + 5; ++irq) { ++ set_irq_chip_data(irq, adc); ++ set_irq_chip_and_handler(irq, &jz4740_adc_irq_chip, ++ handle_level_irq); ++ } ++ ++ set_irq_data(adc->irq, adc); ++ set_irq_chained_handler(adc->irq, jz4740_adc_irq_demux); ++ ++ writeb(0x00, adc->base + JZ_REG_ADC_ENABLE); ++ writeb(0xff, adc->base + JZ_REG_ADC_CTRL); ++ ++ ret = mfd_add_devices(&pdev->dev, 0, jz4740_adc_cells, ++ ARRAY_SIZE(jz4740_adc_cells), mem_base, adc->irq_base); ++ if (ret < 0) ++ goto err_clk_put; ++ ++ return 0; ++ ++err_clk_put: ++ clk_put(adc->clk); ++err_iounmap: ++ platform_set_drvdata(pdev, NULL); ++ iounmap(adc->base); ++err_release_mem_region: ++ release_mem_region(adc->mem->start, resource_size(adc->mem)); ++err_free: ++ kfree(adc); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_adc_remove(struct platform_device *pdev) ++{ ++ struct jz4740_adc *adc = platform_get_drvdata(pdev); ++ ++ mfd_remove_devices(&pdev->dev); ++ ++ set_irq_data(adc->irq, NULL); ++ set_irq_chained_handler(adc->irq, NULL); ++ ++ iounmap(adc->base); ++ release_mem_region(adc->mem->start, resource_size(adc->mem)); ++ ++ clk_put(adc->clk); ++ ++ platform_set_drvdata(pdev, NULL); ++ ++ kfree(adc); ++ ++ return 0; ++} ++ ++struct platform_driver jz4740_adc_driver = { ++ .probe = jz4740_adc_probe, ++ .remove = __devexit_p(jz4740_adc_remove), ++ .driver = { ++ .name = "jz4740-adc", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_adc_init(void) ++{ ++ return platform_driver_register(&jz4740_adc_driver); ++} ++module_init(jz4740_adc_init); ++ ++static void __exit jz4740_adc_exit(void) ++{ ++ platform_driver_unregister(&jz4740_adc_driver); ++} ++module_exit(jz4740_adc_exit); ++ ++MODULE_DESCRIPTION("JZ4740 SoC ADC driver"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_LICENSE("GPL"); ++MODULE_ALIAS("platform:jz4740-adc"); +--- /dev/null ++++ b/include/linux/jz4740-adc.h +@@ -0,0 +1,32 @@ ++ ++#ifndef __LINUX_JZ4740_ADC ++#define __LINUX_JZ4740_ADC ++ ++#include <linux/device.h> ++ ++/* ++ * jz4740_adc_set_config - Configure a JZ4740 adc device ++ * @dev: Pointer to a jz4740-adc device ++ * @mask: Mask for the config value to be set ++ * @val: Value to be set ++ * ++ * This function can be used by the JZ4740 ADC mfd cells to configure their ++ * options in the shared config register. ++*/ ++int jz4740_adc_set_config(struct device *dev, uint32_t mask, uint32_t val); ++ ++#define JZ_ADC_CONFIG_SPZZ BIT(31) ++#define JZ_ADC_CONFIG_EX_IN BIT(30) ++#define JZ_ADC_CONFIG_DNUM_MASK (0x7 << 16) ++#define JZ_ADC_CONFIG_DMA_ENABLE BIT(15) ++#define JZ_ADC_CONFIG_XYZ_MASK (0x2 << 13) ++#define JZ_ADC_CONFIG_SAMPLE_NUM_MASK (0x7 << 10) ++#define JZ_ADC_CONFIG_CLKDIV_MASK (0xf << 5) ++#define JZ_ADC_CONFIG_BAT_MB BIT(4) ++ ++#define JZ_ADC_CONFIG_DNUM(dnum) ((dnum) << 16) ++#define JZ_ADC_CONFIG_XYZ_OFFSET(dnum) ((xyz) << 13) ++#define JZ_ADC_CONFIG_SAMPLE_NUM(x) ((x) << 10) ++#define JZ_ADC_CONFIG_CLKDIV(div) ((div) << 5) ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/054-mmc.patch b/target/linux/xburst/patches-2.6.35/054-mmc.patch new file mode 100644 index 0000000..842dcac --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/054-mmc.patch @@ -0,0 +1,1102 @@ +From 34e75141dfd8edae48030b61741c294fd0f952b1 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Thu, 15 Jul 2010 20:06:04 +0000 +Subject: [PATCH] MMC: Add support for the controller on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Acked-by: Matt Fleming <matt@console-pimps.org> +Cc: Andrew Morton <akpm@linux-foundation.org> +Cc: Matt Fleming <matt@console-pimps.org> +Cc: linux-mmc@vger.kernel.org +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1463/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + arch/mips/include/asm/mach-jz4740/jz4740_mmc.h | 15 + + drivers/mmc/host/Kconfig | 9 + + drivers/mmc/host/Makefile | 1 + + drivers/mmc/host/jz4740_mmc.c | 1033 ++++++++++++++++++++++++ + 4 files changed, 1058 insertions(+), 0 deletions(-) + create mode 100644 arch/mips/include/asm/mach-jz4740/jz4740_mmc.h + create mode 100644 drivers/mmc/host/jz4740_mmc.c + +--- /dev/null ++++ b/arch/mips/include/asm/mach-jz4740/jz4740_mmc.h +@@ -0,0 +1,15 @@ ++#ifndef __LINUX_MMC_JZ4740_MMC ++#define __LINUX_MMC_JZ4740_MMC ++ ++struct jz4740_mmc_platform_data { ++ int gpio_power; ++ int gpio_card_detect; ++ int gpio_read_only; ++ unsigned card_detect_active_low:1; ++ unsigned read_only_active_low:1; ++ unsigned power_active_low:1; ++ ++ unsigned data_1bit:1; ++}; ++ ++#endif +--- a/drivers/mmc/host/Kconfig ++++ b/drivers/mmc/host/Kconfig +@@ -457,3 +457,12 @@ config MMC_SH_MMCIF + This selects the MMC Host Interface controler (MMCIF). + + This driver supports MMCIF in sh7724/sh7757/sh7372. ++ ++config MMC_JZ4740 ++ tristate "JZ4740 SD/Multimedia Card Interface support" ++ depends on MACH_JZ4740 ++ help ++ This selects support for the SD/MMC controller on Ingenic JZ4740 ++ SoCs. ++ If you have a board based on such a SoC and with a SD/MMC slot, ++ say Y or M here. +--- a/drivers/mmc/host/Makefile ++++ b/drivers/mmc/host/Makefile +@@ -37,6 +37,7 @@ obj-$(CONFIG_MMC_VIA_SDMMC) += via-sdmmc + obj-$(CONFIG_GPIOMMC) += gpiommc.o + obj-$(CONFIG_SDH_BFIN) += bfin_sdh.o + obj-$(CONFIG_MMC_SH_MMCIF) += sh_mmcif.o ++obj-$(CONFIG_MMC_JZ4740) += jz4740_mmc.o + + obj-$(CONFIG_MMC_SDHCI_OF) += sdhci-of.o + sdhci-of-y := sdhci-of-core.o +--- /dev/null ++++ b/drivers/mmc/host/jz4740_mmc.c +@@ -0,0 +1,1033 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SD/MMC controller driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/mmc/host.h> ++#include <linux/io.h> ++#include <linux/irq.h> ++#include <linux/interrupt.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/delay.h> ++#include <linux/scatterlist.h> ++#include <linux/clk.h> ++ ++#include <linux/bitops.h> ++#include <linux/gpio.h> ++#include <asm/mach-jz4740/gpio.h> ++#include <asm/cacheflush.h> ++#include <linux/dma-mapping.h> ++ ++#include <asm/mach-jz4740/jz4740_mmc.h> ++ ++#define JZ_REG_MMC_STRPCL 0x00 ++#define JZ_REG_MMC_STATUS 0x04 ++#define JZ_REG_MMC_CLKRT 0x08 ++#define JZ_REG_MMC_CMDAT 0x0C ++#define JZ_REG_MMC_RESTO 0x10 ++#define JZ_REG_MMC_RDTO 0x14 ++#define JZ_REG_MMC_BLKLEN 0x18 ++#define JZ_REG_MMC_NOB 0x1C ++#define JZ_REG_MMC_SNOB 0x20 ++#define JZ_REG_MMC_IMASK 0x24 ++#define JZ_REG_MMC_IREG 0x28 ++#define JZ_REG_MMC_CMD 0x2C ++#define JZ_REG_MMC_ARG 0x30 ++#define JZ_REG_MMC_RESP_FIFO 0x34 ++#define JZ_REG_MMC_RXFIFO 0x38 ++#define JZ_REG_MMC_TXFIFO 0x3C ++ ++#define JZ_MMC_STRPCL_EXIT_MULTIPLE BIT(7) ++#define JZ_MMC_STRPCL_EXIT_TRANSFER BIT(6) ++#define JZ_MMC_STRPCL_START_READWAIT BIT(5) ++#define JZ_MMC_STRPCL_STOP_READWAIT BIT(4) ++#define JZ_MMC_STRPCL_RESET BIT(3) ++#define JZ_MMC_STRPCL_START_OP BIT(2) ++#define JZ_MMC_STRPCL_CLOCK_CONTROL (BIT(1) | BIT(0)) ++#define JZ_MMC_STRPCL_CLOCK_STOP BIT(0) ++#define JZ_MMC_STRPCL_CLOCK_START BIT(1) ++ ++ ++#define JZ_MMC_STATUS_IS_RESETTING BIT(15) ++#define JZ_MMC_STATUS_SDIO_INT_ACTIVE BIT(14) ++#define JZ_MMC_STATUS_PRG_DONE BIT(13) ++#define JZ_MMC_STATUS_DATA_TRAN_DONE BIT(12) ++#define JZ_MMC_STATUS_END_CMD_RES BIT(11) ++#define JZ_MMC_STATUS_DATA_FIFO_AFULL BIT(10) ++#define JZ_MMC_STATUS_IS_READWAIT BIT(9) ++#define JZ_MMC_STATUS_CLK_EN BIT(8) ++#define JZ_MMC_STATUS_DATA_FIFO_FULL BIT(7) ++#define JZ_MMC_STATUS_DATA_FIFO_EMPTY BIT(6) ++#define JZ_MMC_STATUS_CRC_RES_ERR BIT(5) ++#define JZ_MMC_STATUS_CRC_READ_ERROR BIT(4) ++#define JZ_MMC_STATUS_TIMEOUT_WRITE BIT(3) ++#define JZ_MMC_STATUS_CRC_WRITE_ERROR BIT(2) ++#define JZ_MMC_STATUS_TIMEOUT_RES BIT(1) ++#define JZ_MMC_STATUS_TIMEOUT_READ BIT(0) ++ ++#define JZ_MMC_STATUS_READ_ERROR_MASK (BIT(4) | BIT(0)) ++#define JZ_MMC_STATUS_WRITE_ERROR_MASK (BIT(3) | BIT(2)) ++ ++ ++#define JZ_MMC_CMDAT_IO_ABORT BIT(11) ++#define JZ_MMC_CMDAT_BUS_WIDTH_4BIT BIT(10) ++#define JZ_MMC_CMDAT_DMA_EN BIT(8) ++#define JZ_MMC_CMDAT_INIT BIT(7) ++#define JZ_MMC_CMDAT_BUSY BIT(6) ++#define JZ_MMC_CMDAT_STREAM BIT(5) ++#define JZ_MMC_CMDAT_WRITE BIT(4) ++#define JZ_MMC_CMDAT_DATA_EN BIT(3) ++#define JZ_MMC_CMDAT_RESPONSE_FORMAT (BIT(2) | BIT(1) | BIT(0)) ++#define JZ_MMC_CMDAT_RSP_R1 1 ++#define JZ_MMC_CMDAT_RSP_R2 2 ++#define JZ_MMC_CMDAT_RSP_R3 3 ++ ++#define JZ_MMC_IRQ_SDIO BIT(7) ++#define JZ_MMC_IRQ_TXFIFO_WR_REQ BIT(6) ++#define JZ_MMC_IRQ_RXFIFO_RD_REQ BIT(5) ++#define JZ_MMC_IRQ_END_CMD_RES BIT(2) ++#define JZ_MMC_IRQ_PRG_DONE BIT(1) ++#define JZ_MMC_IRQ_DATA_TRAN_DONE BIT(0) ++ ++ ++#define JZ_MMC_CLK_RATE 24000000 ++ ++enum jz4740_mmc_state { ++ JZ4740_MMC_STATE_READ_RESPONSE, ++ JZ4740_MMC_STATE_TRANSFER_DATA, ++ JZ4740_MMC_STATE_SEND_STOP, ++ JZ4740_MMC_STATE_DONE, ++}; ++ ++struct jz4740_mmc_host { ++ struct mmc_host *mmc; ++ struct platform_device *pdev; ++ struct jz4740_mmc_platform_data *pdata; ++ struct clk *clk; ++ ++ int irq; ++ int card_detect_irq; ++ ++ struct resource *mem; ++ void __iomem *base; ++ struct mmc_request *req; ++ struct mmc_command *cmd; ++ ++ unsigned long waiting; ++ ++ uint32_t cmdat; ++ ++ uint16_t irq_mask; ++ ++ spinlock_t lock; ++ ++ struct timer_list timeout_timer; ++ struct sg_mapping_iter miter; ++ enum jz4740_mmc_state state; ++}; ++ ++static void jz4740_mmc_set_irq_enabled(struct jz4740_mmc_host *host, ++ unsigned int irq, bool enabled) ++{ ++ unsigned long flags; ++ ++ spin_lock_irqsave(&host->lock, flags); ++ if (enabled) ++ host->irq_mask &= ~irq; ++ else ++ host->irq_mask |= irq; ++ spin_unlock_irqrestore(&host->lock, flags); ++ ++ writew(host->irq_mask, host->base + JZ_REG_MMC_IMASK); ++} ++ ++static void jz4740_mmc_clock_enable(struct jz4740_mmc_host *host, ++ bool start_transfer) ++{ ++ uint16_t val = JZ_MMC_STRPCL_CLOCK_START; ++ ++ if (start_transfer) ++ val |= JZ_MMC_STRPCL_START_OP; ++ ++ writew(val, host->base + JZ_REG_MMC_STRPCL); ++} ++ ++static void jz4740_mmc_clock_disable(struct jz4740_mmc_host *host) ++{ ++ uint32_t status; ++ unsigned int timeout = 1000; ++ ++ writew(JZ_MMC_STRPCL_CLOCK_STOP, host->base + JZ_REG_MMC_STRPCL); ++ do { ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ } while (status & JZ_MMC_STATUS_CLK_EN && --timeout); ++} ++ ++static void jz4740_mmc_reset(struct jz4740_mmc_host *host) ++{ ++ uint32_t status; ++ unsigned int timeout = 1000; ++ ++ writew(JZ_MMC_STRPCL_RESET, host->base + JZ_REG_MMC_STRPCL); ++ udelay(10); ++ do { ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ } while (status & JZ_MMC_STATUS_IS_RESETTING && --timeout); ++} ++ ++static void jz4740_mmc_request_done(struct jz4740_mmc_host *host) ++{ ++ struct mmc_request *req; ++ ++ req = host->req; ++ host->req = NULL; ++ ++ mmc_request_done(host->mmc, req); ++} ++ ++static unsigned int jz4740_mmc_poll_irq(struct jz4740_mmc_host *host, ++ unsigned int irq) ++{ ++ unsigned int timeout = 0x800; ++ uint16_t status; ++ ++ do { ++ status = readw(host->base + JZ_REG_MMC_IREG); ++ } while (!(status & irq) && --timeout); ++ ++ if (timeout == 0) { ++ set_bit(0, &host->waiting); ++ mod_timer(&host->timeout_timer, jiffies + 5*HZ); ++ jz4740_mmc_set_irq_enabled(host, irq, true); ++ return true; ++ } ++ ++ return false; ++} ++ ++static void jz4740_mmc_transfer_check_state(struct jz4740_mmc_host *host, ++ struct mmc_data *data) ++{ ++ int status; ++ ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ if (status & JZ_MMC_STATUS_WRITE_ERROR_MASK) { ++ if (status & (JZ_MMC_STATUS_TIMEOUT_WRITE)) { ++ host->req->cmd->error = -ETIMEDOUT; ++ data->error = -ETIMEDOUT; ++ } else { ++ host->req->cmd->error = -EIO; ++ data->error = -EIO; ++ } ++ } ++} ++ ++static bool jz4740_mmc_write_data(struct jz4740_mmc_host *host, ++ struct mmc_data *data) ++{ ++ struct sg_mapping_iter *miter = &host->miter; ++ void __iomem *fifo_addr = host->base + JZ_REG_MMC_TXFIFO; ++ uint32_t *buf; ++ bool timeout; ++ size_t i, j; ++ ++ while (sg_miter_next(miter)) { ++ buf = miter->addr; ++ i = miter->length / 4; ++ j = i / 8; ++ i = i & 0x7; ++ while (j) { ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_TXFIFO_WR_REQ); ++ if (unlikely(timeout)) ++ goto poll_timeout; ++ ++ writel(buf[0], fifo_addr); ++ writel(buf[1], fifo_addr); ++ writel(buf[2], fifo_addr); ++ writel(buf[3], fifo_addr); ++ writel(buf[4], fifo_addr); ++ writel(buf[5], fifo_addr); ++ writel(buf[6], fifo_addr); ++ writel(buf[7], fifo_addr); ++ buf += 8; ++ --j; ++ } ++ if (unlikely(i)) { ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_TXFIFO_WR_REQ); ++ if (unlikely(timeout)) ++ goto poll_timeout; ++ ++ while (i) { ++ writel(*buf, fifo_addr); ++ ++buf; ++ --i; ++ } ++ } ++ data->bytes_xfered += miter->length; ++ } ++ sg_miter_stop(miter); ++ ++ return false; ++ ++poll_timeout: ++ miter->consumed = (void *)buf - miter->addr; ++ data->bytes_xfered += miter->consumed; ++ sg_miter_stop(miter); ++ ++ return true; ++} ++ ++static bool jz4740_mmc_read_data(struct jz4740_mmc_host *host, ++ struct mmc_data *data) ++{ ++ struct sg_mapping_iter *miter = &host->miter; ++ void __iomem *fifo_addr = host->base + JZ_REG_MMC_RXFIFO; ++ uint32_t *buf; ++ uint32_t d; ++ uint16_t status; ++ size_t i, j; ++ unsigned int timeout; ++ ++ while (sg_miter_next(miter)) { ++ buf = miter->addr; ++ i = miter->length; ++ j = i / 32; ++ i = i & 0x1f; ++ while (j) { ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_RXFIFO_RD_REQ); ++ if (unlikely(timeout)) ++ goto poll_timeout; ++ ++ buf[0] = readl(fifo_addr); ++ buf[1] = readl(fifo_addr); ++ buf[2] = readl(fifo_addr); ++ buf[3] = readl(fifo_addr); ++ buf[4] = readl(fifo_addr); ++ buf[5] = readl(fifo_addr); ++ buf[6] = readl(fifo_addr); ++ buf[7] = readl(fifo_addr); ++ ++ buf += 8; ++ --j; ++ } ++ ++ if (unlikely(i)) { ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_RXFIFO_RD_REQ); ++ if (unlikely(timeout)) ++ goto poll_timeout; ++ ++ while (i >= 4) { ++ *buf++ = readl(fifo_addr); ++ i -= 4; ++ } ++ if (unlikely(i > 0)) { ++ d = readl(fifo_addr); ++ memcpy(buf, &d, i); ++ } ++ } ++ data->bytes_xfered += miter->length; ++ ++ /* This can go away once MIPS implements ++ * flush_kernel_dcache_page */ ++ flush_dcache_page(miter->page); ++ } ++ sg_miter_stop(miter); ++ ++ /* For whatever reason there is sometime one word more in the fifo then ++ * requested */ ++ timeout = 1000; ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ while (!(status & JZ_MMC_STATUS_DATA_FIFO_EMPTY) && --timeout) { ++ d = readl(fifo_addr); ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ } ++ ++ return false; ++ ++poll_timeout: ++ miter->consumed = (void *)buf - miter->addr; ++ data->bytes_xfered += miter->consumed; ++ sg_miter_stop(miter); ++ ++ return true; ++} ++ ++static void jz4740_mmc_timeout(unsigned long data) ++{ ++ struct jz4740_mmc_host *host = (struct jz4740_mmc_host *)data; ++ ++ if (!test_and_clear_bit(0, &host->waiting)) ++ return; ++ ++ jz4740_mmc_set_irq_enabled(host, JZ_MMC_IRQ_END_CMD_RES, false); ++ ++ host->req->cmd->error = -ETIMEDOUT; ++ jz4740_mmc_request_done(host); ++} ++ ++static void jz4740_mmc_read_response(struct jz4740_mmc_host *host, ++ struct mmc_command *cmd) ++{ ++ int i; ++ uint16_t tmp; ++ void __iomem *fifo_addr = host->base + JZ_REG_MMC_RESP_FIFO; ++ ++ if (cmd->flags & MMC_RSP_136) { ++ tmp = readw(fifo_addr); ++ for (i = 0; i < 4; ++i) { ++ cmd->resp[i] = tmp << 24; ++ tmp = readw(fifo_addr); ++ cmd->resp[i] |= tmp << 8; ++ tmp = readw(fifo_addr); ++ cmd->resp[i] |= tmp >> 8; ++ } ++ } else { ++ cmd->resp[0] = readw(fifo_addr) << 24; ++ cmd->resp[0] |= readw(fifo_addr) << 8; ++ cmd->resp[0] |= readw(fifo_addr) & 0xff; ++ } ++} ++ ++static void jz4740_mmc_send_command(struct jz4740_mmc_host *host, ++ struct mmc_command *cmd) ++{ ++ uint32_t cmdat = host->cmdat; ++ ++ host->cmdat &= ~JZ_MMC_CMDAT_INIT; ++ jz4740_mmc_clock_disable(host); ++ ++ host->cmd = cmd; ++ ++ if (cmd->flags & MMC_RSP_BUSY) ++ cmdat |= JZ_MMC_CMDAT_BUSY; ++ ++ switch (mmc_resp_type(cmd)) { ++ case MMC_RSP_R1B: ++ case MMC_RSP_R1: ++ cmdat |= JZ_MMC_CMDAT_RSP_R1; ++ break; ++ case MMC_RSP_R2: ++ cmdat |= JZ_MMC_CMDAT_RSP_R2; ++ break; ++ case MMC_RSP_R3: ++ cmdat |= JZ_MMC_CMDAT_RSP_R3; ++ break; ++ default: ++ break; ++ } ++ ++ if (cmd->data) { ++ cmdat |= JZ_MMC_CMDAT_DATA_EN; ++ if (cmd->data->flags & MMC_DATA_WRITE) ++ cmdat |= JZ_MMC_CMDAT_WRITE; ++ if (cmd->data->flags & MMC_DATA_STREAM) ++ cmdat |= JZ_MMC_CMDAT_STREAM; ++ ++ writew(cmd->data->blksz, host->base + JZ_REG_MMC_BLKLEN); ++ writew(cmd->data->blocks, host->base + JZ_REG_MMC_NOB); ++ } ++ ++ writeb(cmd->opcode, host->base + JZ_REG_MMC_CMD); ++ writel(cmd->arg, host->base + JZ_REG_MMC_ARG); ++ writel(cmdat, host->base + JZ_REG_MMC_CMDAT); ++ ++ jz4740_mmc_clock_enable(host, 1); ++} ++ ++static void jz_mmc_prepare_data_transfer(struct jz4740_mmc_host *host) ++{ ++ struct mmc_command *cmd = host->req->cmd; ++ struct mmc_data *data = cmd->data; ++ int direction; ++ ++ if (data->flags & MMC_DATA_READ) ++ direction = SG_MITER_TO_SG; ++ else ++ direction = SG_MITER_FROM_SG; ++ ++ sg_miter_start(&host->miter, data->sg, data->sg_len, direction); ++} ++ ++ ++static irqreturn_t jz_mmc_irq_worker(int irq, void *devid) ++{ ++ struct jz4740_mmc_host *host = (struct jz4740_mmc_host *)devid; ++ struct mmc_command *cmd = host->req->cmd; ++ struct mmc_request *req = host->req; ++ bool timeout = false; ++ ++ if (cmd->error) ++ host->state = JZ4740_MMC_STATE_DONE; ++ ++ switch (host->state) { ++ case JZ4740_MMC_STATE_READ_RESPONSE: ++ if (cmd->flags & MMC_RSP_PRESENT) ++ jz4740_mmc_read_response(host, cmd); ++ ++ if (!cmd->data) ++ break; ++ ++ jz_mmc_prepare_data_transfer(host); ++ ++ case JZ4740_MMC_STATE_TRANSFER_DATA: ++ if (cmd->data->flags & MMC_DATA_READ) ++ timeout = jz4740_mmc_read_data(host, cmd->data); ++ else ++ timeout = jz4740_mmc_write_data(host, cmd->data); ++ ++ if (unlikely(timeout)) { ++ host->state = JZ4740_MMC_STATE_TRANSFER_DATA; ++ break; ++ } ++ ++ jz4740_mmc_transfer_check_state(host, cmd->data); ++ ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_DATA_TRAN_DONE); ++ if (unlikely(timeout)) { ++ host->state = JZ4740_MMC_STATE_SEND_STOP; ++ break; ++ } ++ writew(JZ_MMC_IRQ_DATA_TRAN_DONE, host->base + JZ_REG_MMC_IREG); ++ ++ case JZ4740_MMC_STATE_SEND_STOP: ++ if (!req->stop) ++ break; ++ ++ jz4740_mmc_send_command(host, req->stop); ++ ++ timeout = jz4740_mmc_poll_irq(host, JZ_MMC_IRQ_PRG_DONE); ++ if (timeout) { ++ host->state = JZ4740_MMC_STATE_DONE; ++ break; ++ } ++ case JZ4740_MMC_STATE_DONE: ++ break; ++ } ++ ++ if (!timeout) ++ jz4740_mmc_request_done(host); ++ ++ return IRQ_HANDLED; ++} ++ ++static irqreturn_t jz_mmc_irq(int irq, void *devid) ++{ ++ struct jz4740_mmc_host *host = devid; ++ struct mmc_command *cmd = host->cmd; ++ uint16_t irq_reg, status, tmp; ++ ++ irq_reg = readw(host->base + JZ_REG_MMC_IREG); ++ ++ tmp = irq_reg; ++ irq_reg &= ~host->irq_mask; ++ ++ tmp &= ~(JZ_MMC_IRQ_TXFIFO_WR_REQ | JZ_MMC_IRQ_RXFIFO_RD_REQ | ++ JZ_MMC_IRQ_PRG_DONE | JZ_MMC_IRQ_DATA_TRAN_DONE); ++ ++ if (tmp != irq_reg) ++ writew(tmp & ~irq_reg, host->base + JZ_REG_MMC_IREG); ++ ++ if (irq_reg & JZ_MMC_IRQ_SDIO) { ++ writew(JZ_MMC_IRQ_SDIO, host->base + JZ_REG_MMC_IREG); ++ mmc_signal_sdio_irq(host->mmc); ++ irq_reg &= ~JZ_MMC_IRQ_SDIO; ++ } ++ ++ if (host->req && cmd && irq_reg) { ++ if (test_and_clear_bit(0, &host->waiting)) { ++ del_timer(&host->timeout_timer); ++ ++ status = readl(host->base + JZ_REG_MMC_STATUS); ++ ++ if (status & JZ_MMC_STATUS_TIMEOUT_RES) { ++ cmd->error = -ETIMEDOUT; ++ } else if (status & JZ_MMC_STATUS_CRC_RES_ERR) { ++ cmd->error = -EIO; ++ } else if (status & (JZ_MMC_STATUS_CRC_READ_ERROR | ++ JZ_MMC_STATUS_CRC_WRITE_ERROR)) { ++ if (cmd->data) ++ cmd->data->error = -EIO; ++ cmd->error = -EIO; ++ } else if (status & (JZ_MMC_STATUS_CRC_READ_ERROR | ++ JZ_MMC_STATUS_CRC_WRITE_ERROR)) { ++ if (cmd->data) ++ cmd->data->error = -EIO; ++ cmd->error = -EIO; ++ } ++ ++ jz4740_mmc_set_irq_enabled(host, irq_reg, false); ++ writew(irq_reg, host->base + JZ_REG_MMC_IREG); ++ ++ return IRQ_WAKE_THREAD; ++ } ++ } ++ ++ return IRQ_HANDLED; ++} ++ ++static int jz4740_mmc_set_clock_rate(struct jz4740_mmc_host *host, int rate) ++{ ++ int div = 0; ++ int real_rate; ++ ++ jz4740_mmc_clock_disable(host); ++ clk_set_rate(host->clk, JZ_MMC_CLK_RATE); ++ ++ real_rate = clk_get_rate(host->clk); ++ ++ while (real_rate > rate && div < 7) { ++ ++div; ++ real_rate >>= 1; ++ } ++ ++ writew(div, host->base + JZ_REG_MMC_CLKRT); ++ return real_rate; ++} ++ ++static void jz4740_mmc_request(struct mmc_host *mmc, struct mmc_request *req) ++{ ++ struct jz4740_mmc_host *host = mmc_priv(mmc); ++ ++ host->req = req; ++ ++ writew(0xffff, host->base + JZ_REG_MMC_IREG); ++ ++ writew(JZ_MMC_IRQ_END_CMD_RES, host->base + JZ_REG_MMC_IREG); ++ jz4740_mmc_set_irq_enabled(host, JZ_MMC_IRQ_END_CMD_RES, true); ++ ++ host->state = JZ4740_MMC_STATE_READ_RESPONSE; ++ set_bit(0, &host->waiting); ++ mod_timer(&host->timeout_timer, jiffies + 5*HZ); ++ jz4740_mmc_send_command(host, req->cmd); ++} ++ ++static void jz4740_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) ++{ ++ struct jz4740_mmc_host *host = mmc_priv(mmc); ++ if (ios->clock) ++ jz4740_mmc_set_clock_rate(host, ios->clock); ++ ++ switch (ios->power_mode) { ++ case MMC_POWER_UP: ++ jz4740_mmc_reset(host); ++ if (gpio_is_valid(host->pdata->gpio_power)) ++ gpio_set_value(host->pdata->gpio_power, ++ !host->pdata->power_active_low); ++ host->cmdat |= JZ_MMC_CMDAT_INIT; ++ clk_enable(host->clk); ++ break; ++ case MMC_POWER_ON: ++ break; ++ default: ++ if (gpio_is_valid(host->pdata->gpio_power)) ++ gpio_set_value(host->pdata->gpio_power, ++ host->pdata->power_active_low); ++ clk_disable(host->clk); ++ break; ++ } ++ ++ switch (ios->bus_width) { ++ case MMC_BUS_WIDTH_1: ++ host->cmdat &= ~JZ_MMC_CMDAT_BUS_WIDTH_4BIT; ++ break; ++ case MMC_BUS_WIDTH_4: ++ host->cmdat |= JZ_MMC_CMDAT_BUS_WIDTH_4BIT; ++ break; ++ default: ++ break; ++ } ++} ++ ++static int jz4740_mmc_get_ro(struct mmc_host *mmc) ++{ ++ struct jz4740_mmc_host *host = mmc_priv(mmc); ++ if (!gpio_is_valid(host->pdata->gpio_read_only)) ++ return -ENOSYS; ++ ++ return gpio_get_value(host->pdata->gpio_read_only) ^ ++ host->pdata->read_only_active_low; ++} ++ ++static int jz4740_mmc_get_cd(struct mmc_host *mmc) ++{ ++ struct jz4740_mmc_host *host = mmc_priv(mmc); ++ if (!gpio_is_valid(host->pdata->gpio_card_detect)) ++ return -ENOSYS; ++ ++ return gpio_get_value(host->pdata->gpio_card_detect) ^ ++ host->pdata->card_detect_active_low; ++} ++ ++static irqreturn_t jz4740_mmc_card_detect_irq(int irq, void *devid) ++{ ++ struct jz4740_mmc_host *host = devid; ++ ++ mmc_detect_change(host->mmc, HZ / 2); ++ ++ return IRQ_HANDLED; ++} ++ ++static void jz4740_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable) ++{ ++ struct jz4740_mmc_host *host = mmc_priv(mmc); ++ jz4740_mmc_set_irq_enabled(host, JZ_MMC_IRQ_SDIO, enable); ++} ++ ++static const struct mmc_host_ops jz4740_mmc_ops = { ++ .request = jz4740_mmc_request, ++ .set_ios = jz4740_mmc_set_ios, ++ .get_ro = jz4740_mmc_get_ro, ++ .get_cd = jz4740_mmc_get_cd, ++ .enable_sdio_irq = jz4740_mmc_enable_sdio_irq, ++}; ++ ++static const struct jz_gpio_bulk_request jz4740_mmc_pins[] = { ++ JZ_GPIO_BULK_PIN(MSC_CMD), ++ JZ_GPIO_BULK_PIN(MSC_CLK), ++ JZ_GPIO_BULK_PIN(MSC_DATA0), ++ JZ_GPIO_BULK_PIN(MSC_DATA1), ++ JZ_GPIO_BULK_PIN(MSC_DATA2), ++ JZ_GPIO_BULK_PIN(MSC_DATA3), ++}; ++ ++static int __devinit jz4740_mmc_request_gpio(struct device *dev, int gpio, ++ const char *name, bool output, int value) ++{ ++ int ret; ++ ++ if (!gpio_is_valid(gpio)) ++ return 0; ++ ++ ret = gpio_request(gpio, name); ++ if (ret) { ++ dev_err(dev, "Failed to request %s gpio: %d\n", name, ret); ++ return ret; ++ } ++ ++ if (output) ++ gpio_direction_output(gpio, value); ++ else ++ gpio_direction_input(gpio); ++ ++ return 0; ++} ++ ++static int __devinit jz4740_mmc_request_gpios(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz4740_mmc_platform_data *pdata = pdev->dev.platform_data; ++ ++ if (!pdata) ++ return 0; ++ ++ ret = jz4740_mmc_request_gpio(&pdev->dev, pdata->gpio_card_detect, ++ "MMC detect change", false, 0); ++ if (ret) ++ goto err; ++ ++ ret = jz4740_mmc_request_gpio(&pdev->dev, pdata->gpio_read_only, ++ "MMC read only", false, 0); ++ if (ret) ++ goto err_free_gpio_card_detect; ++ ++ ret = jz4740_mmc_request_gpio(&pdev->dev, pdata->gpio_power, ++ "MMC read only", true, pdata->power_active_low); ++ if (ret) ++ goto err_free_gpio_read_only; ++ ++ return 0; ++ ++err_free_gpio_read_only: ++ if (gpio_is_valid(pdata->gpio_read_only)) ++ gpio_free(pdata->gpio_read_only); ++err_free_gpio_card_detect: ++ if (gpio_is_valid(pdata->gpio_card_detect)) ++ gpio_free(pdata->gpio_card_detect); ++err: ++ return ret; ++} ++ ++static int __devinit jz4740_mmc_request_cd_irq(struct platform_device *pdev, ++ struct jz4740_mmc_host *host) ++{ ++ int ret; ++ struct jz4740_mmc_platform_data *pdata = pdev->dev.platform_data; ++ ++ if (gpio_is_valid(pdata->gpio_card_detect)) ++ return 0; ++ ++ host->card_detect_irq = gpio_to_irq(pdata->gpio_card_detect); ++ ++ if (host->card_detect_irq < 0) { ++ dev_warn(&pdev->dev, "Failed to get card detect irq\n"); ++ return 0; ++ } ++ return request_irq(host->card_detect_irq, jz4740_mmc_card_detect_irq, ++ IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING, ++ "MMC card detect", host); ++ ++ ++ return ret; ++} ++ ++static void jz4740_mmc_free_gpios(struct platform_device *pdev) ++{ ++ struct jz4740_mmc_platform_data *pdata = pdev->dev.platform_data; ++ ++ if (!pdata) ++ return; ++ ++ if (gpio_is_valid(pdata->gpio_power)) ++ gpio_free(pdata->gpio_power); ++ if (gpio_is_valid(pdata->gpio_read_only)) ++ gpio_free(pdata->gpio_read_only); ++ if (gpio_is_valid(pdata->gpio_card_detect)) ++ gpio_free(pdata->gpio_card_detect); ++} ++ ++static inline size_t jz4740_mmc_num_pins(struct jz4740_mmc_host *host) ++{ ++ size_t num_pins = ARRAY_SIZE(jz4740_mmc_pins); ++ if (host->pdata && host->pdata->data_1bit) ++ num_pins -= 3; ++ ++ return num_pins; ++} ++ ++static int __devinit jz4740_mmc_probe(struct platform_device* pdev) ++{ ++ int ret; ++ struct mmc_host *mmc; ++ struct jz4740_mmc_host *host; ++ struct jz4740_mmc_platform_data *pdata; ++ ++ pdata = pdev->dev.platform_data; ++ ++ mmc = mmc_alloc_host(sizeof(struct jz4740_mmc_host), &pdev->dev); ++ if (!mmc) { ++ dev_err(&pdev->dev, "Failed to alloc mmc host structure\n"); ++ return -ENOMEM; ++ } ++ ++ host = mmc_priv(mmc); ++ host->pdata = pdata; ++ ++ host->irq = platform_get_irq(pdev, 0); ++ if (host->irq < 0) { ++ ret = host->irq; ++ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret); ++ goto err_free_host; ++ } ++ ++ host->clk = clk_get(&pdev->dev, "mmc"); ++ if (!host->clk) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get mmc clock\n"); ++ goto err_free_host; ++ } ++ ++ host->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!host->mem) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get base platform memory\n"); ++ goto err_clk_put; ++ } ++ ++ host->mem = request_mem_region(host->mem->start, ++ resource_size(host->mem), pdev->name); ++ if (!host->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request base memory region\n"); ++ goto err_clk_put; ++ } ++ ++ host->base = ioremap_nocache(host->mem->start, resource_size(host->mem)); ++ if (!host->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap base memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ ret = jz_gpio_bulk_request(jz4740_mmc_pins, jz4740_mmc_num_pins(host)); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request mmc pins: %d\n", ret); ++ goto err_iounmap; ++ } ++ ++ ret = jz4740_mmc_request_gpios(pdev); ++ if (ret) ++ goto err_gpio_bulk_free; ++ ++ mmc->ops = &jz4740_mmc_ops; ++ mmc->f_min = JZ_MMC_CLK_RATE / 128; ++ mmc->f_max = JZ_MMC_CLK_RATE; ++ mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34; ++ mmc->caps = (pdata && pdata->data_1bit) ? 0 : MMC_CAP_4_BIT_DATA; ++ mmc->caps |= MMC_CAP_SDIO_IRQ; ++ ++ mmc->max_blk_size = (1 << 10) - 1; ++ mmc->max_blk_count = (1 << 15) - 1; ++ mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count; ++ ++ mmc->max_phys_segs = 128; ++ mmc->max_hw_segs = 128; ++ mmc->max_seg_size = mmc->max_req_size; ++ ++ host->mmc = mmc; ++ host->pdev = pdev; ++ spin_lock_init(&host->lock); ++ host->irq_mask = 0xffff; ++ ++ ret = jz4740_mmc_request_cd_irq(pdev, host); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request card detect irq\n"); ++ goto err_free_gpios; ++ } ++ ++ ret = request_threaded_irq(host->irq, jz_mmc_irq, jz_mmc_irq_worker, 0, ++ dev_name(&pdev->dev), host); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request irq: %d\n", ret); ++ goto err_free_card_detect_irq; ++ } ++ ++ jz4740_mmc_reset(host); ++ jz4740_mmc_clock_disable(host); ++ setup_timer(&host->timeout_timer, jz4740_mmc_timeout, ++ (unsigned long)host); ++ /* It is not important when it times out, it just needs to timeout. */ ++ set_timer_slack(&host->timeout_timer, HZ); ++ ++ platform_set_drvdata(pdev, host); ++ ret = mmc_add_host(mmc); ++ ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to add mmc host: %d\n", ret); ++ goto err_free_irq; ++ } ++ dev_info(&pdev->dev, "JZ SD/MMC card driver registered\n"); ++ ++ return 0; ++ ++err_free_irq: ++ free_irq(host->irq, host); ++err_free_card_detect_irq: ++ if (host->card_detect_irq >= 0) ++ free_irq(host->card_detect_irq, host); ++err_free_gpios: ++ jz4740_mmc_free_gpios(pdev); ++err_gpio_bulk_free: ++ jz_gpio_bulk_free(jz4740_mmc_pins, jz4740_mmc_num_pins(host)); ++err_iounmap: ++ iounmap(host->base); ++err_release_mem_region: ++ release_mem_region(host->mem->start, resource_size(host->mem)); ++err_clk_put: ++ clk_put(host->clk); ++err_free_host: ++ platform_set_drvdata(pdev, NULL); ++ mmc_free_host(mmc); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_mmc_remove(struct platform_device *pdev) ++{ ++ struct jz4740_mmc_host *host = platform_get_drvdata(pdev); ++ ++ del_timer_sync(&host->timeout_timer); ++ jz4740_mmc_set_irq_enabled(host, 0xff, false); ++ jz4740_mmc_reset(host); ++ ++ mmc_remove_host(host->mmc); ++ ++ free_irq(host->irq, host); ++ if (host->card_detect_irq >= 0) ++ free_irq(host->card_detect_irq, host); ++ ++ jz4740_mmc_free_gpios(pdev); ++ jz_gpio_bulk_free(jz4740_mmc_pins, jz4740_mmc_num_pins(host)); ++ ++ iounmap(host->base); ++ release_mem_region(host->mem->start, resource_size(host->mem)); ++ ++ clk_put(host->clk); ++ ++ platform_set_drvdata(pdev, NULL); ++ mmc_free_host(host->mmc); ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++ ++static int jz4740_mmc_suspend(struct device *dev) ++{ ++ struct jz4740_mmc_host *host = dev_get_drvdata(dev); ++ ++ mmc_suspend_host(host->mmc); ++ ++ jz_gpio_bulk_suspend(jz4740_mmc_pins, jz4740_mmc_num_pins(host)); ++ ++ return 0; ++} ++ ++static int jz4740_mmc_resume(struct device *dev) ++{ ++ struct jz4740_mmc_host *host = dev_get_drvdata(dev); ++ ++ jz_gpio_bulk_resume(jz4740_mmc_pins, jz4740_mmc_num_pins(host)); ++ ++ mmc_resume_host(host->mmc); ++ ++ return 0; ++} ++ ++const struct dev_pm_ops jz4740_mmc_pm_ops = { ++ .suspend = jz4740_mmc_suspend, ++ .resume = jz4740_mmc_resume, ++ .poweroff = jz4740_mmc_suspend, ++ .restore = jz4740_mmc_resume, ++}; ++ ++#define JZ4740_MMC_PM_OPS (&jz4740_mmc_pm_ops) ++#else ++#define JZ4740_MMC_PM_OPS NULL ++#endif ++ ++static struct platform_driver jz4740_mmc_driver = { ++ .probe = jz4740_mmc_probe, ++ .remove = __devexit_p(jz4740_mmc_remove), ++ .driver = { ++ .name = "jz4740-mmc", ++ .owner = THIS_MODULE, ++ .pm = JZ4740_MMC_PM_OPS, ++ }, ++}; ++ ++static int __init jz4740_mmc_init(void) ++{ ++ return platform_driver_register(&jz4740_mmc_driver); ++} ++module_init(jz4740_mmc_init); ++ ++static void __exit jz4740_mmc_exit(void) ++{ ++ platform_driver_unregister(&jz4740_mmc_driver); ++} ++module_exit(jz4740_mmc_exit); ++ ++MODULE_DESCRIPTION("JZ4740 SD/MMC controller driver"); ++MODULE_LICENSE("GPL"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); diff --git a/target/linux/xburst/patches-2.6.35/055-ohci.patch b/target/linux/xburst/patches-2.6.35/055-ohci.patch new file mode 100644 index 0000000..f41f1d9 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/055-ohci.patch @@ -0,0 +1,326 @@ +From 4365ef4ae6c7c08950ac34c47f7beaece2dc48ea Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sun, 1 Aug 2010 21:13:26 +0200 +Subject: [PATCH] USB: Add JZ4740 OHCI support + +Add OHCI glue code for JZ4740 SoCs OHCI module. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: Greg Kroah-Hartman <gregkh@suse.de> +Cc: David Brownell <dbrownell@users.sourceforge.net> +Cc: linux-usb@vger.kernel.org +Acked-by: Greg Kroah-Hartman <gregkh@suse.de> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1411/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + drivers/usb/Kconfig | 1 + + drivers/usb/host/ohci-hcd.c | 5 + + drivers/usb/host/ohci-jz4740.c | 276 ++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 282 insertions(+), 0 deletions(-) + create mode 100644 drivers/usb/host/ohci-jz4740.c + +--- a/drivers/usb/Kconfig ++++ b/drivers/usb/Kconfig +@@ -46,6 +46,7 @@ config USB_ARCH_HAS_OHCI + default y if PPC_MPC52xx + # MIPS: + default y if SOC_AU1X00 ++ default y if MACH_JZ4740 + # SH: + default y if CPU_SUBTYPE_SH7720 + default y if CPU_SUBTYPE_SH7721 +--- a/drivers/usb/host/ohci-hcd.c ++++ b/drivers/usb/host/ohci-hcd.c +@@ -1095,6 +1095,11 @@ MODULE_LICENSE ("GPL"); + #define TMIO_OHCI_DRIVER ohci_hcd_tmio_driver + #endif + ++#ifdef CONFIG_MACH_JZ4740 ++#include "ohci-jz4740.c" ++#define PLATFORM_DRIVER ohci_hcd_jz4740_driver ++#endif ++ + #if !defined(PCI_DRIVER) && \ + !defined(PLATFORM_DRIVER) && \ + !defined(OMAP1_PLATFORM_DRIVER) && \ +--- /dev/null ++++ b/drivers/usb/host/ohci-jz4740.c +@@ -0,0 +1,276 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/platform_device.h> ++#include <linux/clk.h> ++#include <linux/regulator/consumer.h> ++ ++struct jz4740_ohci_hcd { ++ struct ohci_hcd ohci_hcd; ++ ++ struct regulator *vbus; ++ bool vbus_enabled; ++ struct clk *clk; ++}; ++ ++static inline struct jz4740_ohci_hcd *hcd_to_jz4740_hcd(struct usb_hcd *hcd) ++{ ++ return (struct jz4740_ohci_hcd *)(hcd->hcd_priv); ++} ++ ++static inline struct usb_hcd *jz4740_hcd_to_hcd(struct jz4740_ohci_hcd *jz4740_ohci) ++{ ++ return container_of((void *)jz4740_ohci, struct usb_hcd, hcd_priv); ++} ++ ++static int ohci_jz4740_start(struct usb_hcd *hcd) ++{ ++ struct ohci_hcd *ohci = hcd_to_ohci(hcd); ++ int ret; ++ ++ ret = ohci_init(ohci); ++ if (ret < 0) ++ return ret; ++ ++ ohci->num_ports = 1; ++ ++ ret = ohci_run(ohci); ++ if (ret < 0) { ++ dev_err(hcd->self.controller, "Can not start %s", ++ hcd->self.bus_name); ++ ohci_stop(hcd); ++ return ret; ++ } ++ return 0; ++} ++ ++static int ohci_jz4740_set_vbus_power(struct jz4740_ohci_hcd *jz4740_ohci, ++ bool enabled) ++{ ++ int ret = 0; ++ ++ if (!jz4740_ohci->vbus) ++ return 0; ++ ++ if (enabled && !jz4740_ohci->vbus_enabled) { ++ ret = regulator_enable(jz4740_ohci->vbus); ++ if (ret) ++ dev_err(jz4740_hcd_to_hcd(jz4740_ohci)->self.controller, ++ "Could not power vbus\n"); ++ } else if (!enabled && jz4740_ohci->vbus_enabled) { ++ ret = regulator_disable(jz4740_ohci->vbus); ++ } ++ ++ if (ret == 0) ++ jz4740_ohci->vbus_enabled = enabled; ++ ++ return ret; ++} ++ ++static int ohci_jz4740_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue, ++ u16 wIndex, char *buf, u16 wLength) ++{ ++ struct jz4740_ohci_hcd *jz4740_ohci = hcd_to_jz4740_hcd(hcd); ++ int ret; ++ ++ switch (typeReq) { ++ case SetHubFeature: ++ if (wValue == USB_PORT_FEAT_POWER) ++ ret = ohci_jz4740_set_vbus_power(jz4740_ohci, true); ++ break; ++ case ClearHubFeature: ++ if (wValue == USB_PORT_FEAT_POWER) ++ ret = ohci_jz4740_set_vbus_power(jz4740_ohci, false); ++ break; ++ } ++ ++ if (ret) ++ return ret; ++ ++ return ohci_hub_control(hcd, typeReq, wValue, wIndex, buf, wLength); ++} ++ ++ ++static const struct hc_driver ohci_jz4740_hc_driver = { ++ .description = hcd_name, ++ .product_desc = "JZ4740 OHCI", ++ .hcd_priv_size = sizeof(struct jz4740_ohci_hcd), ++ ++ /* ++ * generic hardware linkage ++ */ ++ .irq = ohci_irq, ++ .flags = HCD_USB11 | HCD_MEMORY, ++ ++ /* ++ * basic lifecycle operations ++ */ ++ .start = ohci_jz4740_start, ++ .stop = ohci_stop, ++ .shutdown = ohci_shutdown, ++ ++ /* ++ * managing i/o requests and associated device resources ++ */ ++ .urb_enqueue = ohci_urb_enqueue, ++ .urb_dequeue = ohci_urb_dequeue, ++ .endpoint_disable = ohci_endpoint_disable, ++ ++ /* ++ * scheduling support ++ */ ++ .get_frame_number = ohci_get_frame, ++ ++ /* ++ * root hub support ++ */ ++ .hub_status_data = ohci_hub_status_data, ++ .hub_control = ohci_jz4740_hub_control, ++#ifdef CONFIG_PM ++ .bus_suspend = ohci_bus_suspend, ++ .bus_resume = ohci_bus_resume, ++#endif ++ .start_port_reset = ohci_start_port_reset, ++}; ++ ++ ++static __devinit int jz4740_ohci_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct usb_hcd *hcd; ++ struct jz4740_ohci_hcd *jz4740_ohci; ++ struct resource *res; ++ int irq; ++ ++ res = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ ++ if (!res) { ++ dev_err(&pdev->dev, "Failed to get platform resource\n"); ++ return -ENOENT; ++ } ++ ++ irq = platform_get_irq(pdev, 0); ++ if (irq < 0) { ++ dev_err(&pdev->dev, "Failed to get platform irq\n"); ++ return irq; ++ } ++ ++ hcd = usb_create_hcd(&ohci_jz4740_hc_driver, &pdev->dev, "jz4740"); ++ if (!hcd) { ++ dev_err(&pdev->dev, "Failed to create hcd.\n"); ++ return -ENOMEM; ++ } ++ ++ jz4740_ohci = hcd_to_jz4740_hcd(hcd); ++ ++ res = request_mem_region(res->start, resource_size(res), hcd_name); ++ if (!res) { ++ dev_err(&pdev->dev, "Failed to request mem region.\n"); ++ ret = -EBUSY; ++ goto err_free; ++ } ++ ++ hcd->rsrc_start = res->start; ++ hcd->rsrc_len = resource_size(res); ++ hcd->regs = ioremap(res->start, resource_size(res)); ++ ++ if (!hcd->regs) { ++ dev_err(&pdev->dev, "Failed to ioremap registers.\n"); ++ ret = -EBUSY; ++ goto err_release_mem; ++ } ++ ++ jz4740_ohci->clk = clk_get(&pdev->dev, "uhc"); ++ if (IS_ERR(jz4740_ohci->clk)) { ++ ret = PTR_ERR(jz4740_ohci->clk); ++ dev_err(&pdev->dev, "Failed to get clock: %d\n", ret); ++ goto err_iounmap; ++ } ++ ++ jz4740_ohci->vbus = regulator_get(&pdev->dev, "vbus"); ++ if (IS_ERR(jz4740_ohci->vbus)) ++ jz4740_ohci->vbus = NULL; ++ ++ ++ clk_set_rate(jz4740_ohci->clk, 48000000); ++ clk_enable(jz4740_ohci->clk); ++ if (jz4740_ohci->vbus) ++ ohci_jz4740_set_vbus_power(jz4740_ohci, true); ++ ++ platform_set_drvdata(pdev, hcd); ++ ++ ohci_hcd_init(hcd_to_ohci(hcd)); ++ ++ ret = usb_add_hcd(hcd, irq, 0); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to add hcd: %d\n", ret); ++ goto err_disable; ++ } ++ ++ return 0; ++ ++err_disable: ++ platform_set_drvdata(pdev, NULL); ++ if (jz4740_ohci->vbus) { ++ regulator_disable(jz4740_ohci->vbus); ++ regulator_put(jz4740_ohci->vbus); ++ } ++ clk_disable(jz4740_ohci->clk); ++ ++ clk_put(jz4740_ohci->clk); ++err_iounmap: ++ iounmap(hcd->regs); ++err_release_mem: ++ release_mem_region(res->start, resource_size(res)); ++err_free: ++ usb_put_hcd(hcd); ++ ++ return ret; ++} ++ ++static __devexit int jz4740_ohci_remove(struct platform_device *pdev) ++{ ++ struct usb_hcd *hcd = platform_get_drvdata(pdev); ++ struct jz4740_ohci_hcd *jz4740_ohci = hcd_to_jz4740_hcd(hcd); ++ ++ usb_remove_hcd(hcd); ++ ++ platform_set_drvdata(pdev, NULL); ++ ++ if (jz4740_ohci->vbus) { ++ regulator_disable(jz4740_ohci->vbus); ++ regulator_put(jz4740_ohci->vbus); ++ } ++ ++ clk_disable(jz4740_ohci->clk); ++ clk_put(jz4740_ohci->clk); ++ ++ iounmap(hcd->regs); ++ release_mem_region(hcd->rsrc_start, hcd->rsrc_len); ++ ++ usb_put_hcd(hcd); ++ ++ return 0; ++} ++ ++static struct platform_driver ohci_hcd_jz4740_driver = { ++ .probe = jz4740_ohci_probe, ++ .remove = __devexit_p(jz4740_ohci_remove), ++ .driver = { ++ .name = "jz4740-ohci", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++MODULE_ALIAS("platfrom:jz4740-ohci"); diff --git a/target/linux/xburst/patches-2.6.35/056-udc.patch b/target/linux/xburst/patches-2.6.35/056-udc.patch new file mode 100644 index 0000000..bf4eef8 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/056-udc.patch @@ -0,0 +1,2621 @@ +From 05b202b9752312a1a96f82c60a731bc06419887f Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:18:46 +0200 +Subject: [PATCH] Add jz4740 udc driver + +--- + drivers/usb/gadget/Kconfig | 14 + + drivers/usb/gadget/Makefile | 1 + + drivers/usb/gadget/gadget_chips.h | 9 + + drivers/usb/gadget/jz4740_udc.c | 2437 +++++++++++++++++++++++++++++++++++++ + drivers/usb/gadget/jz4740_udc.h | 100 ++ + 5 files changed, 2561 insertions(+), 0 deletions(-) + create mode 100644 drivers/usb/gadget/jz4740_udc.c + create mode 100644 drivers/usb/gadget/jz4740_udc.h + +--- a/drivers/usb/gadget/Kconfig ++++ b/drivers/usb/gadget/Kconfig +@@ -121,11 +121,25 @@ choice + # + # Integrated controllers + # ++config USB_GADGET_JZ4740 ++ boolean "JZ4740 UDC" ++ depends on MACH_JZ4740 ++ select USB_GADGET_SELECTED ++ select USB_GADGET_DUALSPEED ++ help ++ Select this to support the Ingenic JZ4740 processor ++ high speed USB device controller. ++ ++config USB_JZ4740 ++ tristate ++ depends on USB_GADGET_JZ4740 ++ default USB_GADGET + + config USB_GADGET_AT91 + boolean "Atmel AT91 USB Device Port" + depends on ARCH_AT91 && !ARCH_AT91SAM9RL && !ARCH_AT91CAP9 && !ARCH_AT91SAM9G45 + select USB_GADGET_SELECTED ++ + help + Many Atmel AT91 processors (such as the AT91RM2000) have a + full speed USB Device Port with support for five configurable +--- a/drivers/usb/gadget/Makefile ++++ b/drivers/usb/gadget/Makefile +@@ -28,6 +28,7 @@ obj-$(CONFIG_USB_FSL_QE) += fsl_qe_udc.o + obj-$(CONFIG_USB_CI13XXX) += ci13xxx_udc.o + obj-$(CONFIG_USB_S3C_HSOTG) += s3c-hsotg.o + obj-$(CONFIG_USB_LANGWELL) += langwell_udc.o ++obj-$(CONFIG_USB_JZ4740) += jz4740_udc.o + + # + # USB gadget drivers +--- a/drivers/usb/gadget/gadget_chips.h ++++ b/drivers/usb/gadget/gadget_chips.h +@@ -15,6 +15,12 @@ + #ifndef __GADGET_CHIPS_H + #define __GADGET_CHIPS_H + ++#ifdef CONFIG_USB_GADGET_JZ4740 ++#define gadget_is_jz4740(g) !strcmp("ingenic_hsusb", (g)->name) ++#else ++#define gadget_is_jz4740(g) 0 ++#endif ++ + #ifdef CONFIG_USB_GADGET_NET2280 + #define gadget_is_net2280(g) !strcmp("net2280", (g)->name) + #else +@@ -200,6 +206,9 @@ static inline int usb_gadget_controller_ + return 0x25; + else if (gadget_is_s3c_hsotg(gadget)) + return 0x26; ++ else if (gadget_is_jz4740(gadget)) ++ return 0x27; ++ + return -ENOENT; + } + +--- /dev/null ++++ b/drivers/usb/gadget/jz4740_udc.c +@@ -0,0 +1,2437 @@ ++/* ++ * linux/drivers/usb/gadget/jz4740_udc.c ++ * ++ * Ingenic JZ4740 on-chip high speed USB device controller ++ * ++ * Copyright (C) 2006 - 2008 Ingenic Semiconductor Inc. ++ * Author: <jlwei@ingenic.cn> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License as published by ++ * the Free Software Foundation; either version 2 of the License, or ++ * (at your option) any later version. ++ */ ++ ++/* ++ * This device has ep0, two bulk-in/interrupt-in endpoints, and one bulk-out endpoint. ++ * ++ * - Endpoint numbering is fixed: ep0, ep1in-int, ep2in-bulk, ep1out-bulk. ++ * - DMA works with bulk-in (channel 1) and bulk-out (channel 2) endpoints. ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/delay.h> ++#include <linux/ioport.h> ++#include <linux/slab.h> ++#include <linux/errno.h> ++#include <linux/init.h> ++#include <linux/list.h> ++#include <linux/interrupt.h> ++#include <linux/proc_fs.h> ++#include <linux/usb.h> ++#include <linux/usb/gadget.h> ++#include <linux/clk.h> ++ ++#include <asm/byteorder.h> ++#include <asm/io.h> ++#include <asm/irq.h> ++#include <asm/system.h> ++#include <asm/mach-jz4740/clock.h> ++ ++#include "jz4740_udc.h" ++ ++#define JZ_REG_UDC_FADDR 0x00 /* Function Address 8-bit */ ++#define JZ_REG_UDC_POWER 0x01 /* Power Management 8-bit */ ++#define JZ_REG_UDC_INTRIN 0x02 /* Interrupt IN 16-bit */ ++#define JZ_REG_UDC_INTROUT 0x04 /* Interrupt OUT 16-bit */ ++#define JZ_REG_UDC_INTRINE 0x06 /* Intr IN enable 16-bit */ ++#define JZ_REG_UDC_INTROUTE 0x08 /* Intr OUT enable 16-bit */ ++#define JZ_REG_UDC_INTRUSB 0x0a /* Interrupt USB 8-bit */ ++#define JZ_REG_UDC_INTRUSBE 0x0b /* Interrupt USB Enable 8-bit */ ++#define JZ_REG_UDC_FRAME 0x0c /* Frame number 16-bit */ ++#define JZ_REG_UDC_INDEX 0x0e /* Index register 8-bit */ ++#define JZ_REG_UDC_TESTMODE 0x0f /* USB test mode 8-bit */ ++ ++#define JZ_REG_UDC_CSR0 0x12 /* EP0 CSR 8-bit */ ++#define JZ_REG_UDC_INMAXP 0x10 /* EP1-2 IN Max Pkt Size 16-bit */ ++#define JZ_REG_UDC_INCSR 0x12 /* EP1-2 IN CSR LSB 8/16bit */ ++#define JZ_REG_UDC_INCSRH 0x13 /* EP1-2 IN CSR MSB 8-bit */ ++#define JZ_REG_UDC_OUTMAXP 0x14 /* EP1 OUT Max Pkt Size 16-bit */ ++#define JZ_REG_UDC_OUTCSR 0x16 /* EP1 OUT CSR LSB 8/16bit */ ++#define JZ_REG_UDC_OUTCSRH 0x17 /* EP1 OUT CSR MSB 8-bit */ ++#define JZ_REG_UDC_OUTCOUNT 0x18 /* bytes in EP0/1 OUT FIFO 16-bit */ ++ ++#define JZ_REG_UDC_EP_FIFO(x) (4 * (x) + 0x20) ++ ++#define JZ_REG_UDC_EPINFO 0x78 /* Endpoint information */ ++#define JZ_REG_UDC_RAMINFO 0x79 /* RAM information */ ++ ++#define JZ_REG_UDC_INTR 0x200 /* DMA pending interrupts */ ++#define JZ_REG_UDC_CNTL1 0x204 /* DMA channel 1 control */ ++#define JZ_REG_UDC_ADDR1 0x208 /* DMA channel 1 AHB memory addr */ ++#define JZ_REG_UDC_COUNT1 0x20c /* DMA channel 1 byte count */ ++#define JZ_REG_UDC_CNTL2 0x214 /* DMA channel 2 control */ ++#define JZ_REG_UDC_ADDR2 0x218 /* DMA channel 2 AHB memory addr */ ++#define JZ_REG_UDC_COUNT2 0x21c /* DMA channel 2 byte count */ ++ ++/* Power register bit masks */ ++#define USB_POWER_SUSPENDM 0x01 ++#define USB_POWER_RESUME 0x04 ++#define USB_POWER_HSMODE 0x10 ++#define USB_POWER_HSENAB 0x20 ++#define USB_POWER_SOFTCONN 0x40 ++ ++/* Interrupt register bit masks */ ++#define USB_INTR_SUSPEND 0x01 ++#define USB_INTR_RESUME 0x02 ++#define USB_INTR_RESET 0x04 ++ ++#define USB_INTR_EP0 0x0001 ++#define USB_INTR_INEP1 0x0002 ++#define USB_INTR_INEP2 0x0004 ++#define USB_INTR_OUTEP1 0x0002 ++ ++/* CSR0 bit masks */ ++#define USB_CSR0_OUTPKTRDY 0x01 ++#define USB_CSR0_INPKTRDY 0x02 ++#define USB_CSR0_SENTSTALL 0x04 ++#define USB_CSR0_DATAEND 0x08 ++#define USB_CSR0_SETUPEND 0x10 ++#define USB_CSR0_SENDSTALL 0x20 ++#define USB_CSR0_SVDOUTPKTRDY 0x40 ++#define USB_CSR0_SVDSETUPEND 0x80 ++ ++/* Endpoint CSR register bits */ ++#define USB_INCSRH_AUTOSET 0x80 ++#define USB_INCSRH_ISO 0x40 ++#define USB_INCSRH_MODE 0x20 ++#define USB_INCSRH_DMAREQENAB 0x10 ++#define USB_INCSRH_DMAREQMODE 0x04 ++#define USB_INCSR_CDT 0x40 ++#define USB_INCSR_SENTSTALL 0x20 ++#define USB_INCSR_SENDSTALL 0x10 ++#define USB_INCSR_FF 0x08 ++#define USB_INCSR_UNDERRUN 0x04 ++#define USB_INCSR_FFNOTEMPT 0x02 ++#define USB_INCSR_INPKTRDY 0x01 ++#define USB_OUTCSRH_AUTOCLR 0x80 ++#define USB_OUTCSRH_ISO 0x40 ++#define USB_OUTCSRH_DMAREQENAB 0x20 ++#define USB_OUTCSRH_DNYT 0x10 ++#define USB_OUTCSRH_DMAREQMODE 0x08 ++#define USB_OUTCSR_CDT 0x80 ++#define USB_OUTCSR_SENTSTALL 0x40 ++#define USB_OUTCSR_SENDSTALL 0x20 ++#define USB_OUTCSR_FF 0x10 ++#define USB_OUTCSR_DATAERR 0x08 ++#define USB_OUTCSR_OVERRUN 0x04 ++#define USB_OUTCSR_FFFULL 0x02 ++#define USB_OUTCSR_OUTPKTRDY 0x01 ++ ++/* Testmode register bits */ ++#define USB_TEST_SE0NAK 0x01 ++#define USB_TEST_J 0x02 ++#define USB_TEST_K 0x04 ++#define USB_TEST_PACKET 0x08 ++ ++/* DMA control bits */ ++#define USB_CNTL_ENA 0x01 ++#define USB_CNTL_DIR_IN 0x02 ++#define USB_CNTL_MODE_1 0x04 ++#define USB_CNTL_INTR_EN 0x08 ++#define USB_CNTL_EP(n) ((n) << 4) ++#define USB_CNTL_BURST_0 (0 << 9) ++#define USB_CNTL_BURST_4 (1 << 9) ++#define USB_CNTL_BURST_8 (2 << 9) ++#define USB_CNTL_BURST_16 (3 << 9) ++ ++ ++#ifndef DEBUG ++# define DEBUG(fmt,args...) do {} while(0) ++#endif ++#ifndef DEBUG_EP0 ++# define NO_STATES ++# define DEBUG_EP0(fmt,args...) do {} while(0) ++#endif ++#ifndef DEBUG_SETUP ++# define DEBUG_SETUP(fmt,args...) do {} while(0) ++#endif ++ ++static unsigned int use_dma = 0; /* 1: use DMA, 0: use PIO */ ++ ++module_param(use_dma, int, 0); ++MODULE_PARM_DESC(use_dma, "DMA mode enable flag"); ++ ++struct jz4740_udc *the_controller; ++ ++/* ++ * Local declarations. ++ */ ++static void jz4740_ep0_kick(struct jz4740_udc *dev, struct jz4740_ep *ep); ++static void jz4740_handle_ep0(struct jz4740_udc *dev, uint32_t intr); ++ ++static void done(struct jz4740_ep *ep, struct jz4740_request *req, ++ int status); ++static void pio_irq_enable(struct jz4740_ep *ep); ++static void pio_irq_disable(struct jz4740_ep *ep); ++static void stop_activity(struct jz4740_udc *dev, ++ struct usb_gadget_driver *driver); ++static void nuke(struct jz4740_ep *ep, int status); ++static void flush(struct jz4740_ep *ep); ++static void udc_set_address(struct jz4740_udc *dev, unsigned char address); ++ ++/*-------------------------------------------------------------------------*/ ++ ++/* inline functions of register read/write/set/clear */ ++ ++static inline uint8_t usb_readb(struct jz4740_udc *udc, size_t reg) ++{ ++ return readb(udc->base + reg); ++} ++ ++static inline uint16_t usb_readw(struct jz4740_udc *udc, size_t reg) ++{ ++ return readw(udc->base + reg); ++} ++ ++static inline uint32_t usb_readl(struct jz4740_udc *udc, size_t reg) ++{ ++ return readl(udc->base + reg); ++} ++ ++static inline void usb_writeb(struct jz4740_udc *udc, size_t reg, uint8_t val) ++{ ++ writeb(val, udc->base + reg); ++} ++ ++static inline void usb_writew(struct jz4740_udc *udc, size_t reg, uint16_t val) ++{ ++ writew(val, udc->base + reg); ++} ++ ++static inline void usb_writel(struct jz4740_udc *udc, size_t reg, uint32_t val) ++{ ++ writel(val, udc->base + reg); ++} ++ ++static inline void usb_setb(struct jz4740_udc *udc, size_t reg, uint8_t mask) ++{ ++ usb_writeb(udc, reg, usb_readb(udc, reg) | mask); ++} ++ ++static inline void usb_setw(struct jz4740_udc *udc, size_t reg, uint8_t mask) ++{ ++ usb_writew(udc, reg, usb_readw(udc, reg) | mask); ++} ++ ++static inline void usb_setl(struct jz4740_udc *udc, size_t reg, uint32_t mask) ++{ ++ usb_writel(udc, reg, usb_readl(udc, reg) | mask); ++} ++ ++static inline void usb_clearb(struct jz4740_udc *udc, size_t reg, uint8_t mask) ++{ ++ usb_writeb(udc, reg, usb_readb(udc, reg) & ~mask); ++} ++ ++static inline void usb_clearw(struct jz4740_udc *udc, size_t reg, uint16_t mask) ++{ ++ usb_writew(udc, reg, usb_readw(udc, reg) & ~mask); ++} ++ ++static inline void usb_clearl(struct jz4740_udc *udc, size_t reg, uint32_t mask) ++{ ++ usb_writel(udc, reg, usb_readl(udc, reg) & ~mask); ++} ++ ++/*-------------------------------------------------------------------------*/ ++ ++static inline void jz_udc_set_index(struct jz4740_udc *udc, uint8_t index) ++{ ++ usb_writeb(udc, JZ_REG_UDC_INDEX, index); ++} ++ ++static inline void jz_udc_select_ep(struct jz4740_ep *ep) ++{ ++ jz_udc_set_index(ep->dev, ep_index(ep)); ++} ++ ++static inline int write_packet(struct jz4740_ep *ep, ++ struct jz4740_request *req, int max) ++{ ++ uint8_t *buf; ++ int length, nlong, nbyte; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ buf = req->req.buf + req->req.actual; ++ prefetch(buf); ++ ++ length = req->req.length - req->req.actual; ++ length = min(length, max); ++ req->req.actual += length; ++ ++ DEBUG("Write %d (max %d), fifo %x\n", length, max, ep->fifo); ++ ++ nlong = length >> 2; ++ nbyte = length & 0x3; ++ while (nlong--) { ++ usb_writel(ep->dev, ep->fifo, *((uint32_t *)buf)); ++ buf += 4; ++ } ++ while (nbyte--) { ++ usb_writeb(ep->dev, ep->fifo, *buf++); ++ } ++ ++ return length; ++} ++ ++static inline int read_packet(struct jz4740_ep *ep, ++ struct jz4740_request *req, int count) ++{ ++ uint8_t *buf; ++ int length, nlong, nbyte; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ buf = req->req.buf + req->req.actual; ++ prefetchw(buf); ++ ++ length = req->req.length - req->req.actual; ++ length = min(length, count); ++ req->req.actual += length; ++ ++ DEBUG("Read %d, fifo %x\n", length, ep->fifo); ++ ++ nlong = length >> 2; ++ nbyte = length & 0x3; ++ while (nlong--) { ++ *((uint32_t *)buf) = usb_readl(ep->dev, ep->fifo); ++ buf += 4; ++ } ++ while (nbyte--) { ++ *buf++ = usb_readb(ep->dev, ep->fifo); ++ } ++ ++ return length; ++} ++ ++/*-------------------------------------------------------------------------*/ ++ ++/* ++ * udc_disable - disable USB device controller ++ */ ++static void udc_disable(struct jz4740_udc *dev) ++{ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ udc_set_address(dev, 0); ++ ++ /* Disable interrupts */ ++ usb_writew(dev, JZ_REG_UDC_INTRINE, 0); ++ usb_writew(dev, JZ_REG_UDC_INTROUTE, 0); ++ usb_writeb(dev, JZ_REG_UDC_INTRUSBE, 0); ++ ++ /* Disable DMA */ ++ usb_writel(dev, JZ_REG_UDC_CNTL1, 0); ++ usb_writel(dev, JZ_REG_UDC_CNTL2, 0); ++ ++ /* Disconnect from usb */ ++ usb_clearb(dev, JZ_REG_UDC_POWER, USB_POWER_SOFTCONN); ++ ++ /* Disable the USB PHY */ ++ clk_disable(dev->clk); ++ ++ dev->ep0state = WAIT_FOR_SETUP; ++ dev->gadget.speed = USB_SPEED_UNKNOWN; ++ ++ return; ++} ++ ++/* ++ * udc_reinit - initialize software state ++ */ ++static void udc_reinit(struct jz4740_udc *dev) ++{ ++ int i; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ /* device/ep0 records init */ ++ INIT_LIST_HEAD(&dev->gadget.ep_list); ++ INIT_LIST_HEAD(&dev->gadget.ep0->ep_list); ++ dev->ep0state = WAIT_FOR_SETUP; ++ ++ for (i = 0; i < UDC_MAX_ENDPOINTS; i++) { ++ struct jz4740_ep *ep = &dev->ep[i]; ++ ++ if (i != 0) ++ list_add_tail(&ep->ep.ep_list, &dev->gadget.ep_list); ++ ++ INIT_LIST_HEAD(&ep->queue); ++ ep->desc = 0; ++ ep->stopped = 0; ++ ep->pio_irqs = 0; ++ } ++} ++ ++/* until it's enabled, this UDC should be completely invisible ++ * to any USB host. ++ */ ++static void udc_enable(struct jz4740_udc *dev) ++{ ++ int i; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ /* UDC state is incorrect - Added by River */ ++ if (dev->state != UDC_STATE_ENABLE) { ++ return; ++ } ++ ++ dev->gadget.speed = USB_SPEED_UNKNOWN; ++ ++ /* Flush FIFO for each */ ++ for (i = 0; i < UDC_MAX_ENDPOINTS; i++) { ++ struct jz4740_ep *ep = &dev->ep[i]; ++ ++ jz_udc_set_index(dev, ep_index(ep)); ++ flush(ep); ++ } ++ ++ /* Set this bit to allow the UDC entering low-power mode when ++ * there are no actions on the USB bus. ++ * UDC still works during this bit was set. ++ */ ++ jz4740_clock_udc_enable_auto_suspend(); ++ ++ /* Enable the USB PHY */ ++ clk_enable(dev->clk); ++ ++ /* Disable interrupts */ ++/* usb_writew(dev, JZ_REG_UDC_INTRINE, 0); ++ usb_writew(dev, JZ_REG_UDC_INTROUTE, 0); ++ usb_writeb(dev, JZ_REG_UDC_INTRUSBE, 0);*/ ++ ++ /* Enable interrupts */ ++ usb_setw(dev, JZ_REG_UDC_INTRINE, USB_INTR_EP0); ++ usb_setb(dev, JZ_REG_UDC_INTRUSBE, USB_INTR_RESET); ++ /* Don't enable rest of the interrupts */ ++ /* usb_setw(dev, JZ_REG_UDC_INTRINE, USB_INTR_INEP1 | USB_INTR_INEP2); ++ usb_setw(dev, JZ_REG_UDC_INTROUTE, USB_INTR_OUTEP1); */ ++ ++ /* Enable SUSPEND */ ++ /* usb_setb(dev, JZ_REG_UDC_POWER, USB_POWER_SUSPENDM); */ ++ ++ /* Enable HS Mode */ ++ usb_setb(dev, JZ_REG_UDC_POWER, USB_POWER_HSENAB); ++ ++ /* Let host detect UDC: ++ * Software must write a 1 to the PMR:USB_POWER_SOFTCONN bit to turn this ++ * transistor on and pull the USBDP pin HIGH. ++ */ ++ usb_setb(dev, JZ_REG_UDC_POWER, USB_POWER_SOFTCONN); ++ ++ return; ++} ++ ++/*-------------------------------------------------------------------------*/ ++ ++/* keeping it simple: ++ * - one bus driver, initted first; ++ * - one function driver, initted second ++ */ ++ ++/* ++ * Register entry point for the peripheral controller driver. ++ */ ++ ++int usb_gadget_register_driver(struct usb_gadget_driver *driver) ++{ ++ struct jz4740_udc *dev = the_controller; ++ int retval; ++ ++ if (!driver || !driver->bind) { ++ return -EINVAL; ++ } ++ ++ if (!dev) { ++ return -ENODEV; ++ } ++ ++ if (dev->driver) { ++ return -EBUSY; ++ } ++ ++ /* hook up the driver */ ++ dev->driver = driver; ++ dev->gadget.dev.driver = &driver->driver; ++ ++ retval = driver->bind(&dev->gadget); ++ if (retval) { ++ DEBUG("%s: bind to driver %s --> error %d\n", dev->gadget.name, ++ driver->driver.name, retval); ++ dev->driver = 0; ++ return retval; ++ } ++ ++ /* then enable host detection and ep0; and we're ready ++ * for set_configuration as well as eventual disconnect. ++ */ ++ udc_enable(dev); ++ ++ DEBUG("%s: registered gadget driver '%s'\n", dev->gadget.name, ++ driver->driver.name); ++ ++ return 0; ++} ++ ++EXPORT_SYMBOL(usb_gadget_register_driver); ++ ++static void stop_activity(struct jz4740_udc *dev, ++ struct usb_gadget_driver *driver) ++{ ++ int i; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ /* don't disconnect drivers more than once */ ++ if (dev->gadget.speed == USB_SPEED_UNKNOWN) ++ driver = 0; ++ dev->gadget.speed = USB_SPEED_UNKNOWN; ++ ++ /* prevent new request submissions, kill any outstanding requests */ ++ for (i = 0; i < UDC_MAX_ENDPOINTS; i++) { ++ struct jz4740_ep *ep = &dev->ep[i]; ++ ++ ep->stopped = 1; ++ ++ jz_udc_set_index(dev, ep_index(ep)); ++ nuke(ep, -ESHUTDOWN); ++ } ++ ++ /* report disconnect; the driver is already quiesced */ ++ if (driver) { ++ spin_unlock(&dev->lock); ++ driver->disconnect(&dev->gadget); ++ spin_lock(&dev->lock); ++ } ++ ++ /* re-init driver-visible data structures */ ++ udc_reinit(dev); ++} ++ ++ ++/* ++ * Unregister entry point for the peripheral controller driver. ++ */ ++int usb_gadget_unregister_driver(struct usb_gadget_driver *driver) ++{ ++ struct jz4740_udc *dev = the_controller; ++ unsigned long flags; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ if (!dev) ++ return -ENODEV; ++ if (!driver || driver != dev->driver) ++ return -EINVAL; ++ if (!driver->unbind) ++ return -EBUSY; ++ ++ spin_lock_irqsave(&dev->lock, flags); ++ dev->driver = 0; ++ stop_activity(dev, driver); ++ spin_unlock_irqrestore(&dev->lock, flags); ++ ++ driver->unbind(&dev->gadget); ++ ++ udc_disable(dev); ++ ++ DEBUG("unregistered driver '%s'\n", driver->driver.name); ++ ++ return 0; ++} ++ ++EXPORT_SYMBOL(usb_gadget_unregister_driver); ++ ++/*-------------------------------------------------------------------------*/ ++ ++/* ++ * Starting DMA using mode 1 ++ */ ++static void kick_dma(struct jz4740_ep *ep, struct jz4740_request *req) ++{ ++ struct jz4740_udc *dev = ep->dev; ++ uint32_t count = req->req.length; ++ uint32_t physaddr = virt_to_phys((void *)req->req.buf); ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ jz_udc_select_ep(ep); ++ ++ if (ep_is_in(ep)) { /* Bulk-IN transfer using DMA channel 1 */ ++ ep->reg_addr = JZ_REG_UDC_ADDR1; ++ ++ dma_cache_wback_inv((unsigned long)req->req.buf, count); ++ ++ pio_irq_enable(ep); ++ ++ usb_writeb(dev, JZ_REG_UDC_INCSRH, ++ USB_INCSRH_DMAREQENAB | USB_INCSRH_AUTOSET | USB_INCSRH_DMAREQMODE); ++ ++ usb_writel(dev, JZ_REG_UDC_ADDR1, physaddr); ++ usb_writel(dev, JZ_REG_UDC_COUNT1, count); ++ usb_writel(dev, JZ_REG_UDC_CNTL1, USB_CNTL_ENA | USB_CNTL_DIR_IN | USB_CNTL_MODE_1 | ++ USB_CNTL_INTR_EN | USB_CNTL_BURST_16 | USB_CNTL_EP(ep_index(ep))); ++ } ++ else { /* Bulk-OUT transfer using DMA channel 2 */ ++ ep->reg_addr = JZ_REG_UDC_ADDR2; ++ ++ dma_cache_wback_inv((unsigned long)req->req.buf, count); ++ ++ pio_irq_enable(ep); ++ ++ usb_setb(dev, JZ_REG_UDC_OUTCSRH, ++ USB_OUTCSRH_DMAREQENAB | USB_OUTCSRH_AUTOCLR | USB_OUTCSRH_DMAREQMODE); ++ ++ usb_writel(dev, JZ_REG_UDC_ADDR2, physaddr); ++ usb_writel(dev, JZ_REG_UDC_COUNT2, count); ++ usb_writel(dev, JZ_REG_UDC_CNTL2, USB_CNTL_ENA | USB_CNTL_MODE_1 | ++ USB_CNTL_INTR_EN | USB_CNTL_BURST_16 | USB_CNTL_EP(ep_index(ep))); ++ } ++} ++ ++/*-------------------------------------------------------------------------*/ ++ ++/** Write request to FIFO (max write == maxp size) ++ * Return: 0 = still running, 1 = completed, negative = errno ++ * NOTE: INDEX register must be set for EP ++ */ ++static int write_fifo(struct jz4740_ep *ep, struct jz4740_request *req) ++{ ++ struct jz4740_udc *dev = ep->dev; ++ uint32_t max, csr; ++ uint32_t physaddr = virt_to_phys((void *)req->req.buf); ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ max = le16_to_cpu(ep->desc->wMaxPacketSize); ++ ++ if (use_dma) { ++ uint32_t dma_count; ++ ++ /* DMA interrupt generated due to the last packet loaded into the FIFO */ ++ ++ dma_count = usb_readl(dev, ep->reg_addr) - physaddr; ++ req->req.actual += dma_count; ++ ++ if (dma_count % max) { ++ /* If the last packet is less than MAXP, set INPKTRDY manually */ ++ usb_setb(dev, ep->csr, USB_INCSR_INPKTRDY); ++ } ++ ++ done(ep, req, 0); ++ if (list_empty(&ep->queue)) { ++ pio_irq_disable(ep); ++ return 1; ++ } ++ else { ++ /* advance the request queue */ ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ kick_dma(ep, req); ++ return 0; ++ } ++ } ++ ++ /* ++ * PIO mode handling starts here ... ++ */ ++ ++ csr = usb_readb(dev, ep->csr); ++ ++ if (!(csr & USB_INCSR_FFNOTEMPT)) { ++ unsigned count; ++ int is_last, is_short; ++ ++ count = write_packet(ep, req, max); ++ usb_setb(dev, ep->csr, USB_INCSR_INPKTRDY); ++ ++ /* last packet is usually short (or a zlp) */ ++ if (unlikely(count != max)) ++ is_last = is_short = 1; ++ else { ++ if (likely(req->req.length != req->req.actual) ++ || req->req.zero) ++ is_last = 0; ++ else ++ is_last = 1; ++ /* interrupt/iso maxpacket may not fill the fifo */ ++ is_short = unlikely(max < ep_maxpacket(ep)); ++ } ++ ++ DEBUG("%s: wrote %s %d bytes%s%s %d left %p\n", __FUNCTION__, ++ ep->ep.name, count, ++ is_last ? "/L" : "", is_short ? "/S" : "", ++ req->req.length - req->req.actual, req); ++ ++ /* requests complete when all IN data is in the FIFO */ ++ if (is_last) { ++ done(ep, req, 0); ++ if (list_empty(&ep->queue)) { ++ pio_irq_disable(ep); ++ } ++ return 1; ++ } ++ } else { ++ DEBUG("Hmm.. %d ep FIFO is not empty!\n", ep_index(ep)); ++ } ++ ++ return 0; ++} ++ ++/** Read to request from FIFO (max read == bytes in fifo) ++ * Return: 0 = still running, 1 = completed, negative = errno ++ * NOTE: INDEX register must be set for EP ++ */ ++static int read_fifo(struct jz4740_ep *ep, struct jz4740_request *req) ++{ ++ struct jz4740_udc *dev = ep->dev; ++ uint32_t csr; ++ unsigned count, is_short; ++ uint32_t physaddr = virt_to_phys((void *)req->req.buf); ++ ++ if (use_dma) { ++ uint32_t dma_count; ++ ++ /* DMA interrupt generated due to a packet less than MAXP loaded into the FIFO */ ++ ++ dma_count = usb_readl(dev, ep->reg_addr) - physaddr; ++ req->req.actual += dma_count; ++ ++ /* Disable interrupt and DMA */ ++ pio_irq_disable(ep); ++ usb_writel(dev, JZ_REG_UDC_CNTL2, 0); ++ ++ /* Read all bytes from this packet */ ++ count = usb_readw(dev, JZ_REG_UDC_OUTCOUNT); ++ count = read_packet(ep, req, count); ++ ++ if (count) { ++ /* If the last packet is greater than zero, clear OUTPKTRDY manually */ ++ usb_clearb(dev, ep->csr, USB_OUTCSR_OUTPKTRDY); ++ } ++ done(ep, req, 0); ++ ++ if (!list_empty(&ep->queue)) { ++ /* advance the request queue */ ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ kick_dma(ep, req); ++ } ++ ++ return 1; ++ } ++ ++ /* ++ * PIO mode handling starts here ... ++ */ ++ ++ /* make sure there's a packet in the FIFO. */ ++ csr = usb_readb(dev, ep->csr); ++ if (!(csr & USB_OUTCSR_OUTPKTRDY)) { ++ DEBUG("%s: Packet NOT ready!\n", __FUNCTION__); ++ return -EINVAL; ++ } ++ ++ /* read all bytes from this packet */ ++ count = usb_readw(dev, JZ_REG_UDC_OUTCOUNT); ++ ++ is_short = (count < ep->ep.maxpacket); ++ ++ count = read_packet(ep, req, count); ++ ++ DEBUG("read %s %02x, %d bytes%s req %p %d/%d\n", ++ ep->ep.name, csr, count, ++ is_short ? "/S" : "", req, req->req.actual, req->req.length); ++ ++ /* Clear OutPktRdy */ ++ usb_clearb(dev, ep->csr, USB_OUTCSR_OUTPKTRDY); ++ ++ /* completion */ ++ if (is_short || req->req.actual == req->req.length) { ++ done(ep, req, 0); ++ ++ if (list_empty(&ep->queue)) ++ pio_irq_disable(ep); ++ return 1; ++ } ++ ++ /* finished that packet. the next one may be waiting... */ ++ return 0; ++} ++ ++/* ++ * done - retire a request; caller blocked irqs ++ * INDEX register is preserved to keep same ++ */ ++static void done(struct jz4740_ep *ep, struct jz4740_request *req, int status) ++{ ++ unsigned int stopped = ep->stopped; ++ uint32_t index; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, ep); ++ list_del_init(&req->queue); ++ ++ if (likely(req->req.status == -EINPROGRESS)) ++ req->req.status = status; ++ else ++ status = req->req.status; ++ ++ if (status && status != -ESHUTDOWN) ++ DEBUG("complete %s req %p stat %d len %u/%u\n", ++ ep->ep.name, &req->req, status, ++ req->req.actual, req->req.length); ++ ++ /* don't modify queue heads during completion callback */ ++ ep->stopped = 1; ++ /* Read current index (completion may modify it) */ ++ index = usb_readb(ep->dev, JZ_REG_UDC_INDEX); ++ spin_unlock_irqrestore(&ep->dev->lock, ep->dev->lock_flags); ++ ++ req->req.complete(&ep->ep, &req->req); ++ ++ spin_lock_irqsave(&ep->dev->lock, ep->dev->lock_flags); ++ /* Restore index */ ++ jz_udc_set_index(ep->dev, index); ++ ep->stopped = stopped; ++} ++ ++/** Enable EP interrupt */ ++static void pio_irq_enable(struct jz4740_ep *ep) ++{ ++ uint8_t index = ep_index(ep); ++ struct jz4740_udc *dev = ep->dev; ++ DEBUG("%s: EP%d %s\n", __FUNCTION__, ep_index(ep), ep_is_in(ep) ? "IN": "OUT"); ++ ++ if (ep_is_in(ep)) { ++ switch (index) { ++ case 1: ++ case 2: ++ usb_setw(dev, JZ_REG_UDC_INTRINE, BIT(index)); ++ dev->in_mask |= BIT(index); ++ break; ++ default: ++ DEBUG("Unknown endpoint: %d\n", index); ++ break; ++ } ++ } ++ else { ++ switch (index) { ++ case 1: ++ usb_setw(dev, JZ_REG_UDC_INTROUTE, BIT(index)); ++ dev->out_mask |= BIT(index); ++ break; ++ default: ++ DEBUG("Unknown endpoint: %d\n", index); ++ break; ++ } ++ } ++} ++ ++/** Disable EP interrupt */ ++static void pio_irq_disable(struct jz4740_ep *ep) ++{ ++ uint8_t index = ep_index(ep); ++ struct jz4740_udc *dev = ep->dev; ++ ++ DEBUG("%s: EP%d %s\n", __FUNCTION__, ep_index(ep), ep_is_in(ep) ? "IN": "OUT"); ++ ++ if (ep_is_in(ep)) { ++ switch (ep_index(ep)) { ++ case 1: ++ case 2: ++ usb_clearw(ep->dev, JZ_REG_UDC_INTRINE, BIT(index)); ++ dev->in_mask &= ~BIT(index); ++ break; ++ default: ++ DEBUG("Unknown endpoint: %d\n", index); ++ break; ++ } ++ } ++ else { ++ switch (ep_index(ep)) { ++ case 1: ++ usb_clearw(ep->dev, JZ_REG_UDC_INTROUTE, BIT(index)); ++ dev->out_mask &= ~BIT(index); ++ break; ++ default: ++ DEBUG("Unknown endpoint: %d\n", index); ++ break; ++ } ++ } ++} ++ ++/* ++ * nuke - dequeue ALL requests ++ */ ++static void nuke(struct jz4740_ep *ep, int status) ++{ ++ struct jz4740_request *req; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, ep); ++ ++ /* Flush FIFO */ ++ flush(ep); ++ ++ /* called with irqs blocked */ ++ while (!list_empty(&ep->queue)) { ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ done(ep, req, status); ++ } ++ ++ /* Disable IRQ if EP is enabled (has descriptor) */ ++ if (ep->desc) ++ pio_irq_disable(ep); ++} ++ ++/** Flush EP FIFO ++ * NOTE: INDEX register must be set before this call ++ */ ++static void flush(struct jz4740_ep *ep) ++{ ++ DEBUG("%s: %s\n", __FUNCTION__, ep->ep.name); ++ ++ switch (ep->type) { ++ case ep_bulk_in: ++ case ep_interrupt: ++ usb_setb(ep->dev, ep->csr, USB_INCSR_FF); ++ break; ++ case ep_bulk_out: ++ usb_setb(ep->dev, ep->csr, USB_OUTCSR_FF); ++ break; ++ case ep_control: ++ break; ++ } ++} ++ ++/** ++ * jz4740_in_epn - handle IN interrupt ++ */ ++static void jz4740_in_epn(struct jz4740_udc *dev, uint32_t ep_idx, uint32_t intr) ++{ ++ uint32_t csr; ++ struct jz4740_ep *ep = &dev->ep[ep_idx + 1]; ++ struct jz4740_request *req; ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ jz_udc_set_index(dev, ep_index(ep)); ++ ++ csr = usb_readb(dev, ep->csr); ++ DEBUG("%s: %d, csr %x\n", __FUNCTION__, ep_idx, csr); ++ ++ if (csr & USB_INCSR_SENTSTALL) { ++ DEBUG("USB_INCSR_SENTSTALL\n"); ++ usb_clearb(dev, ep->csr, USB_INCSR_SENTSTALL); ++ return; ++ } ++ ++ if (!ep->desc) { ++ DEBUG("%s: NO EP DESC\n", __FUNCTION__); ++ return; ++ } ++ ++ if (list_empty(&ep->queue)) ++ req = 0; ++ else ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ ++ DEBUG("req: %p\n", req); ++ ++ if (!req) ++ return; ++ ++ write_fifo(ep, req); ++} ++ ++/* ++ * Bulk OUT (recv) ++ */ ++static void jz4740_out_epn(struct jz4740_udc *dev, uint32_t ep_idx, uint32_t intr) ++{ ++ struct jz4740_ep *ep = &dev->ep[ep_idx]; ++ struct jz4740_request *req; ++ ++ DEBUG("%s: %d\n", __FUNCTION__, ep_idx); ++ ++ jz_udc_set_index(dev, ep_index(ep)); ++ if (ep->desc) { ++ uint32_t csr; ++ ++ if (use_dma) { ++ /* DMA starts here ... */ ++ if (list_empty(&ep->queue)) ++ req = 0; ++ else ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ ++ if (req) ++ read_fifo(ep, req); ++ return; ++ } ++ ++ /* ++ * PIO mode starts here ... ++ */ ++ ++ while ((csr = usb_readb(dev, ep->csr)) & ++ (USB_OUTCSR_OUTPKTRDY | USB_OUTCSR_SENTSTALL)) { ++ DEBUG("%s: %x\n", __FUNCTION__, csr); ++ ++ if (csr & USB_OUTCSR_SENTSTALL) { ++ DEBUG("%s: stall sent, flush fifo\n", ++ __FUNCTION__); ++ /* usb_set(USB_OUT_CSR1_FIFO_FLUSH, ep->csr1); */ ++ flush(ep); ++ } else if (csr & USB_OUTCSR_OUTPKTRDY) { ++ if (list_empty(&ep->queue)) ++ req = 0; ++ else ++ req = ++ list_entry(ep->queue.next, ++ struct jz4740_request, ++ queue); ++ ++ if (!req) { ++ DEBUG("%s: NULL REQ %d\n", ++ __FUNCTION__, ep_idx); ++ break; ++ } else { ++ read_fifo(ep, req); ++ } ++ } ++ } ++ } else { ++ /* Throw packet away.. */ ++ DEBUG("%s: ep %p ep_indx %d No descriptor?!?\n", __FUNCTION__, ep, ep_idx); ++ flush(ep); ++ } ++} ++ ++/** Halt specific EP ++ * Return 0 if success ++ * NOTE: Sets INDEX register to EP ! ++ */ ++static int jz4740_set_halt(struct usb_ep *_ep, int value) ++{ ++ struct jz4740_udc *dev; ++ struct jz4740_ep *ep; ++ unsigned long flags; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (unlikely(!_ep || (!ep->desc && ep->type != ep_control))) { ++ DEBUG("%s, bad ep\n", __FUNCTION__); ++ return -EINVAL; ++ } ++ ++ dev = ep->dev; ++ ++ spin_lock_irqsave(&dev->lock, flags); ++ ++ jz_udc_select_ep(ep); ++ ++ DEBUG("%s, ep %d, val %d\n", __FUNCTION__, ep_index(ep), value); ++ ++ if (ep_index(ep) == 0) { ++ /* EP0 */ ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SENDSTALL); ++ } else if (ep_is_in(ep)) { ++ uint32_t csr = usb_readb(dev, ep->csr); ++ if (value && ((csr & USB_INCSR_FFNOTEMPT) ++ || !list_empty(&ep->queue))) { ++ /* ++ * Attempts to halt IN endpoints will fail (returning -EAGAIN) ++ * if any transfer requests are still queued, or if the controller ++ * FIFO still holds bytes that the host hasnÂ’t collected. ++ */ ++ spin_unlock_irqrestore(&dev->lock, flags); ++ DEBUG ++ ("Attempt to halt IN endpoint failed (returning -EAGAIN) %d %d\n", ++ (csr & USB_INCSR_FFNOTEMPT), ++ !list_empty(&ep->queue)); ++ return -EAGAIN; ++ } ++ flush(ep); ++ if (value) { ++ usb_setb(dev, ep->csr, USB_INCSR_SENDSTALL); ++ } ++ else { ++ usb_clearb(dev, ep->csr, USB_INCSR_SENDSTALL); ++ usb_setb(dev, ep->csr, USB_INCSR_CDT); ++ } ++ } else { ++ ++ flush(ep); ++ if (value) { ++ usb_setb(dev, ep->csr, USB_OUTCSR_SENDSTALL); ++ } ++ else { ++ usb_clearb(dev, ep->csr, USB_OUTCSR_SENDSTALL); ++ usb_setb(dev, ep->csr, USB_OUTCSR_CDT); ++ } ++ } ++ ++ if (value) { ++ ep->stopped = 1; ++ } else { ++ ep->stopped = 0; ++ } ++ ++ spin_unlock_irqrestore(&dev->lock, flags); ++ ++ DEBUG("%s %s halted\n", _ep->name, value == 0 ? "NOT" : "IS"); ++ ++ return 0; ++} ++ ++ ++static int jz4740_ep_enable(struct usb_ep *_ep, ++ const struct usb_endpoint_descriptor *desc) ++{ ++ struct jz4740_ep *ep; ++ struct jz4740_udc *dev; ++ unsigned long flags; ++ uint32_t max, csrh = 0; ++ ++ DEBUG("%s: trying to enable %s\n", __FUNCTION__, _ep->name); ++ ++ if (!_ep || !desc) ++ return -EINVAL; ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (ep->desc || ep->type == ep_control ++ || desc->bDescriptorType != USB_DT_ENDPOINT ++ || ep->bEndpointAddress != desc->bEndpointAddress) { ++ DEBUG("%s, bad ep or descriptor\n", __FUNCTION__); ++ return -EINVAL; ++ } ++ ++ /* xfer types must match, except that interrupt ~= bulk */ ++ if (ep->bmAttributes != desc->bmAttributes ++ && ep->bmAttributes != USB_ENDPOINT_XFER_BULK ++ && desc->bmAttributes != USB_ENDPOINT_XFER_INT) { ++ DEBUG("%s, %s type mismatch\n", __FUNCTION__, _ep->name); ++ return -EINVAL; ++ } ++ ++ dev = ep->dev; ++ if (!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN) { ++ DEBUG("%s, bogus device state\n", __FUNCTION__); ++ return -ESHUTDOWN; ++ } ++ ++ max = le16_to_cpu(desc->wMaxPacketSize); ++ ++ spin_lock_irqsave(&ep->dev->lock, flags); ++ ++ /* Configure the endpoint */ ++ jz_udc_set_index(dev, desc->bEndpointAddress & 0x0F); ++ if (ep_is_in(ep)) { ++ usb_writew(dev, JZ_REG_UDC_INMAXP, max); ++ switch (desc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) { ++ case USB_ENDPOINT_XFER_BULK: ++ case USB_ENDPOINT_XFER_INT: ++ csrh &= ~USB_INCSRH_ISO; ++ break; ++ case USB_ENDPOINT_XFER_ISOC: ++ csrh |= USB_INCSRH_ISO; ++ break; ++ } ++ usb_writeb(dev, JZ_REG_UDC_INCSRH, csrh); ++ } ++ else { ++ usb_writew(dev, JZ_REG_UDC_OUTMAXP, max); ++ switch (desc->bmAttributes & USB_ENDPOINT_XFERTYPE_MASK) { ++ case USB_ENDPOINT_XFER_BULK: ++ csrh &= ~USB_OUTCSRH_ISO; ++ break; ++ case USB_ENDPOINT_XFER_INT: ++ csrh &= ~USB_OUTCSRH_ISO; ++ csrh |= USB_OUTCSRH_DNYT; ++ break; ++ case USB_ENDPOINT_XFER_ISOC: ++ csrh |= USB_OUTCSRH_ISO; ++ break; ++ } ++ usb_writeb(dev, JZ_REG_UDC_OUTCSRH, csrh); ++ } ++ ++ ++ ep->stopped = 0; ++ ep->desc = desc; ++ ep->pio_irqs = 0; ++ ep->ep.maxpacket = max; ++ ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++ ++ /* Reset halt state (does flush) */ ++ jz4740_set_halt(_ep, 0); ++ ++ DEBUG("%s: enabled %s\n", __FUNCTION__, _ep->name); ++ ++ return 0; ++} ++ ++/** Disable EP ++ * NOTE: Sets INDEX register ++ */ ++static int jz4740_ep_disable(struct usb_ep *_ep) ++{ ++ struct jz4740_ep *ep; ++ unsigned long flags; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, _ep); ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (!_ep || !ep->desc) { ++ DEBUG("%s, %s not enabled\n", __FUNCTION__, ++ _ep ? ep->ep.name : NULL); ++ return -EINVAL; ++ } ++ ++ spin_lock_irqsave(&ep->dev->lock, flags); ++ ++ jz_udc_select_ep(ep); ++ ++ /* Nuke all pending requests (does flush) */ ++ nuke(ep, -ESHUTDOWN); ++ ++ /* Disable ep IRQ */ ++ pio_irq_disable(ep); ++ ++ ep->desc = 0; ++ ep->stopped = 1; ++ ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++ ++ DEBUG("%s: disabled %s\n", __FUNCTION__, _ep->name); ++ return 0; ++} ++ ++static struct usb_request *jz4740_alloc_request(struct usb_ep *ep, gfp_t gfp_flags) ++{ ++ struct jz4740_request *req; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, ep); ++ ++ req = kzalloc(sizeof(*req), gfp_flags); ++ if (!req) ++ return 0; ++ ++ INIT_LIST_HEAD(&req->queue); ++ ++ return &req->req; ++} ++ ++static void jz4740_free_request(struct usb_ep *ep, struct usb_request *_req) ++{ ++ struct jz4740_request *req; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, ep); ++ ++ req = container_of(_req, struct jz4740_request, req); ++ WARN_ON(!list_empty(&req->queue)); ++ kfree(req); ++} ++ ++/*--------------------------------------------------------------------*/ ++ ++/** Queue one request ++ * Kickstart transfer if needed ++ * NOTE: Sets INDEX register ++ */ ++static int jz4740_queue(struct usb_ep *_ep, struct usb_request *_req, ++ gfp_t gfp_flags) ++{ ++ struct jz4740_request *req; ++ struct jz4740_ep *ep; ++ struct jz4740_udc *dev; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, _ep); ++ ++ req = container_of(_req, struct jz4740_request, req); ++ if (unlikely ++ (!_req || !_req->complete || !_req->buf ++ || !list_empty(&req->queue))) { ++ DEBUG("%s, bad params\n", __FUNCTION__); ++ return -EINVAL; ++ } ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (unlikely(!_ep || (!ep->desc && ep->type != ep_control))) { ++ DEBUG("%s, bad ep\n", __FUNCTION__); ++ return -EINVAL; ++ } ++ ++ dev = ep->dev; ++ if (unlikely(!dev->driver || dev->gadget.speed == USB_SPEED_UNKNOWN)) { ++ DEBUG("%s, bogus device state %p\n", __FUNCTION__, dev->driver); ++ return -ESHUTDOWN; ++ } ++ ++ DEBUG("%s queue req %p, len %d buf %p\n", _ep->name, _req, _req->length, ++ _req->buf); ++ ++ spin_lock_irqsave(&dev->lock, dev->lock_flags); ++ ++ _req->status = -EINPROGRESS; ++ _req->actual = 0; ++ ++ /* kickstart this i/o queue? */ ++ DEBUG("Add to %d Q %d %d\n", ep_index(ep), list_empty(&ep->queue), ++ ep->stopped); ++ if (list_empty(&ep->queue) && likely(!ep->stopped)) { ++ uint32_t csr; ++ ++ if (unlikely(ep_index(ep) == 0)) { ++ /* EP0 */ ++ list_add_tail(&req->queue, &ep->queue); ++ jz4740_ep0_kick(dev, ep); ++ req = 0; ++ } else if (use_dma) { ++ /* DMA */ ++ kick_dma(ep, req); ++ } ++ /* PIO */ ++ else if (ep_is_in(ep)) { ++ /* EP1 & EP2 */ ++ jz_udc_set_index(dev, ep_index(ep)); ++ csr = usb_readb(dev, ep->csr); ++ pio_irq_enable(ep); ++ if (!(csr & USB_INCSR_FFNOTEMPT)) { ++ if (write_fifo(ep, req) == 1) ++ req = 0; ++ } ++ } else { ++ /* EP1 */ ++ jz_udc_set_index(dev, ep_index(ep)); ++ csr = usb_readb(dev, ep->csr); ++ pio_irq_enable(ep); ++ if (csr & USB_OUTCSR_OUTPKTRDY) { ++ if (read_fifo(ep, req) == 1) ++ req = 0; ++ } ++ } ++ } ++ ++ /* pio or dma irq handler advances the queue. */ ++ if (likely(req != 0)) ++ list_add_tail(&req->queue, &ep->queue); ++ ++ spin_unlock_irqrestore(&dev->lock, dev->lock_flags); ++ ++ return 0; ++} ++ ++/* dequeue JUST ONE request */ ++static int jz4740_dequeue(struct usb_ep *_ep, struct usb_request *_req) ++{ ++ struct jz4740_ep *ep; ++ struct jz4740_request *req; ++ unsigned long flags; ++ ++ DEBUG("%s, %p\n", __FUNCTION__, _ep); ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (!_ep || ep->type == ep_control) ++ return -EINVAL; ++ ++ spin_lock_irqsave(&ep->dev->lock, flags); ++ ++ /* make sure it's actually queued on this endpoint */ ++ list_for_each_entry(req, &ep->queue, queue) { ++ if (&req->req == _req) ++ break; ++ } ++ if (&req->req != _req) { ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++ return -EINVAL; ++ } ++ done(ep, req, -ECONNRESET); ++ ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++ return 0; ++} ++ ++/** Return bytes in EP FIFO ++ * NOTE: Sets INDEX register to EP ++ */ ++static int jz4740_fifo_status(struct usb_ep *_ep) ++{ ++ uint32_t csr; ++ int count = 0; ++ struct jz4740_ep *ep; ++ unsigned long flags; ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (!_ep) { ++ DEBUG("%s, bad ep\n", __FUNCTION__); ++ return -ENODEV; ++ } ++ ++ DEBUG("%s, %d\n", __FUNCTION__, ep_index(ep)); ++ ++ /* LPD can't report unclaimed bytes from IN fifos */ ++ if (ep_is_in(ep)) ++ return -EOPNOTSUPP; ++ ++ spin_lock_irqsave(&ep->dev->lock, flags); ++ jz_udc_set_index(ep->dev, ep_index(ep)); ++ ++ csr = usb_readb(ep->dev, ep->csr); ++ if (ep->dev->gadget.speed != USB_SPEED_UNKNOWN || ++ csr & 0x1) { ++ count = usb_readw(ep->dev, JZ_REG_UDC_OUTCOUNT); ++ } ++ ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++ ++ return count; ++} ++ ++/** Flush EP FIFO ++ * NOTE: Sets INDEX register to EP ++ */ ++static void jz4740_fifo_flush(struct usb_ep *_ep) ++{ ++ struct jz4740_ep *ep; ++ unsigned long flags; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ ep = container_of(_ep, struct jz4740_ep, ep); ++ if (unlikely(!_ep || (!ep->desc && ep->type == ep_control))) { ++ DEBUG("%s, bad ep\n", __FUNCTION__); ++ return; ++ } ++ ++ spin_lock_irqsave(&ep->dev->lock, flags); ++ ++ jz_udc_set_index(ep->dev, ep_index(ep)); ++ flush(ep); ++ ++ spin_unlock_irqrestore(&ep->dev->lock, flags); ++} ++ ++/****************************************************************/ ++/* End Point 0 related functions */ ++/****************************************************************/ ++ ++/* return: 0 = still running, 1 = completed, negative = errno */ ++static int write_fifo_ep0(struct jz4740_ep *ep, struct jz4740_request *req) ++{ ++ uint32_t max; ++ unsigned count; ++ int is_last; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ max = ep_maxpacket(ep); ++ ++ count = write_packet(ep, req, max); ++ ++ /* last packet is usually short (or a zlp) */ ++ if (unlikely(count != max)) ++ is_last = 1; ++ else { ++ if (likely(req->req.length != req->req.actual) || req->req.zero) ++ is_last = 0; ++ else ++ is_last = 1; ++ } ++ ++ DEBUG_EP0("%s: wrote %s %d bytes%s %d left %p\n", __FUNCTION__, ++ ep->ep.name, count, ++ is_last ? "/L" : "", req->req.length - req->req.actual, req); ++ ++ /* requests complete when all IN data is in the FIFO */ ++ if (is_last) { ++ done(ep, req, 0); ++ return 1; ++ } ++ ++ return 0; ++} ++ ++static inline int jz4740_fifo_read(struct jz4740_ep *ep, ++ unsigned char *cp, int max) ++{ ++ int bytes; ++ int count = usb_readw(ep->dev, JZ_REG_UDC_OUTCOUNT); ++ ++ if (count > max) ++ count = max; ++ bytes = count; ++ while (count--) ++ *cp++ = usb_readb(ep->dev, ep->fifo); ++ ++ return bytes; ++} ++ ++static inline void jz4740_fifo_write(struct jz4740_ep *ep, ++ unsigned char *cp, int count) ++{ ++ DEBUG("fifo_write: %d %d\n", ep_index(ep), count); ++ while (count--) ++ usb_writeb(ep->dev, ep->fifo, *cp++); ++} ++ ++static int read_fifo_ep0(struct jz4740_ep *ep, struct jz4740_request *req) ++{ ++ struct jz4740_udc *dev = ep->dev; ++ uint32_t csr; ++ uint8_t *buf; ++ unsigned bufferspace, count, is_short; ++ ++ DEBUG_EP0("%s\n", __FUNCTION__); ++ ++ csr = usb_readb(dev, JZ_REG_UDC_CSR0); ++ if (!(csr & USB_CSR0_OUTPKTRDY)) ++ return 0; ++ ++ buf = req->req.buf + req->req.actual; ++ prefetchw(buf); ++ bufferspace = req->req.length - req->req.actual; ++ ++ /* read all bytes from this packet */ ++ if (likely(csr & USB_CSR0_OUTPKTRDY)) { ++ count = usb_readw(dev, JZ_REG_UDC_OUTCOUNT); ++ req->req.actual += min(count, bufferspace); ++ } else /* zlp */ ++ count = 0; ++ ++ is_short = (count < ep->ep.maxpacket); ++ DEBUG_EP0("read %s %02x, %d bytes%s req %p %d/%d\n", ++ ep->ep.name, csr, count, ++ is_short ? "/S" : "", req, req->req.actual, req->req.length); ++ ++ while (likely(count-- != 0)) { ++ uint8_t byte = (uint8_t)usb_readl(dev, ep->fifo); ++ ++ if (unlikely(bufferspace == 0)) { ++ /* this happens when the driver's buffer ++ * is smaller than what the host sent. ++ * discard the extra data. ++ */ ++ if (req->req.status != -EOVERFLOW) ++ DEBUG_EP0("%s overflow %d\n", ep->ep.name, ++ count); ++ req->req.status = -EOVERFLOW; ++ } else { ++ *buf++ = byte; ++ bufferspace--; ++ } ++ } ++ ++ /* completion */ ++ if (is_short || req->req.actual == req->req.length) { ++ done(ep, req, 0); ++ return 1; ++ } ++ ++ /* finished that packet. the next one may be waiting... */ ++ return 0; ++} ++ ++/** ++ * udc_set_address - set the USB address for this device ++ * @address: ++ * ++ * Called from control endpoint function after it decodes a set address setup packet. ++ */ ++static void udc_set_address(struct jz4740_udc *dev, unsigned char address) ++{ ++ DEBUG_EP0("%s: %d\n", __FUNCTION__, address); ++ ++ dev->usb_address = address; ++ usb_writeb(dev, JZ_REG_UDC_FADDR, address); ++} ++ ++/* ++ * DATA_STATE_RECV (USB_CSR0_OUTPKTRDY) ++ * - if error ++ * set USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND | USB_CSR0_SENDSTALL bits ++ * - else ++ * set USB_CSR0_SVDOUTPKTRDY bit ++ if last set USB_CSR0_DATAEND bit ++ */ ++static void jz4740_ep0_out(struct jz4740_udc *dev, uint32_t csr, int kickstart) ++{ ++ struct jz4740_request *req; ++ struct jz4740_ep *ep = &dev->ep[0]; ++ int ret; ++ ++ DEBUG_EP0("%s: %x\n", __FUNCTION__, csr); ++ ++ if (list_empty(&ep->queue)) ++ req = 0; ++ else ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ ++ if (req) { ++ if (req->req.length == 0) { ++ DEBUG_EP0("ZERO LENGTH OUT!\n"); ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND)); ++ dev->ep0state = WAIT_FOR_SETUP; ++ return; ++ } else if (kickstart) { ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY)); ++ return; ++ } ++ ret = read_fifo_ep0(ep, req); ++ if (ret) { ++ /* Done! */ ++ DEBUG_EP0("%s: finished, waiting for status\n", ++ __FUNCTION__); ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND)); ++ dev->ep0state = WAIT_FOR_SETUP; ++ } else { ++ /* Not done yet.. */ ++ DEBUG_EP0("%s: not finished\n", __FUNCTION__); ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SVDOUTPKTRDY); ++ } ++ } else { ++ DEBUG_EP0("NO REQ??!\n"); ++ } ++} ++ ++/* ++ * DATA_STATE_XMIT ++ */ ++static int jz4740_ep0_in(struct jz4740_udc *dev, uint32_t csr) ++{ ++ struct jz4740_request *req; ++ struct jz4740_ep *ep = &dev->ep[0]; ++ int ret, need_zlp = 0; ++ ++ DEBUG_EP0("%s: %x\n", __FUNCTION__, csr); ++ ++ if (list_empty(&ep->queue)) ++ req = 0; ++ else ++ req = list_entry(ep->queue.next, struct jz4740_request, queue); ++ ++ if (!req) { ++ DEBUG_EP0("%s: NULL REQ\n", __FUNCTION__); ++ return 0; ++ } ++ ++ if (req->req.length == 0) { ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_INPKTRDY | USB_CSR0_DATAEND)); ++ dev->ep0state = WAIT_FOR_SETUP; ++ return 1; ++ } ++ ++ if (req->req.length - req->req.actual == EP0_MAXPACKETSIZE) { ++ /* Next write will end with the packet size, */ ++ /* so we need zero-length-packet */ ++ need_zlp = 1; ++ } ++ ++ ret = write_fifo_ep0(ep, req); ++ ++ if (ret == 1 && !need_zlp) { ++ /* Last packet */ ++ DEBUG_EP0("%s: finished, waiting for status\n", __FUNCTION__); ++ ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_INPKTRDY | USB_CSR0_DATAEND)); ++ dev->ep0state = WAIT_FOR_SETUP; ++ } else { ++ DEBUG_EP0("%s: not finished\n", __FUNCTION__); ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_INPKTRDY); ++ } ++ ++ if (need_zlp) { ++ DEBUG_EP0("%s: Need ZLP!\n", __FUNCTION__); ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_INPKTRDY); ++ dev->ep0state = DATA_STATE_NEED_ZLP; ++ } ++ ++ return 1; ++} ++ ++static int jz4740_handle_get_status(struct jz4740_udc *dev, ++ struct usb_ctrlrequest *ctrl) ++{ ++ struct jz4740_ep *ep0 = &dev->ep[0]; ++ struct jz4740_ep *qep; ++ int reqtype = (ctrl->bRequestType & USB_RECIP_MASK); ++ uint16_t val = 0; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ ++ if (reqtype == USB_RECIP_INTERFACE) { ++ /* This is not supported. ++ * And according to the USB spec, this one does nothing.. ++ * Just return 0 ++ */ ++ DEBUG_SETUP("GET_STATUS: USB_RECIP_INTERFACE\n"); ++ } else if (reqtype == USB_RECIP_DEVICE) { ++ DEBUG_SETUP("GET_STATUS: USB_RECIP_DEVICE\n"); ++ val |= (1 << 0); /* Self powered */ ++ /*val |= (1<<1); *//* Remote wakeup */ ++ } else if (reqtype == USB_RECIP_ENDPOINT) { ++ int ep_num = (ctrl->wIndex & ~USB_DIR_IN); ++ ++ DEBUG_SETUP ++ ("GET_STATUS: USB_RECIP_ENDPOINT (%d), ctrl->wLength = %d\n", ++ ep_num, ctrl->wLength); ++ ++ if (ctrl->wLength > 2 || ep_num > 3) ++ return -EOPNOTSUPP; ++ ++ qep = &dev->ep[ep_num]; ++ if (ep_is_in(qep) != ((ctrl->wIndex & USB_DIR_IN) ? 1 : 0) ++ && ep_index(qep) != 0) { ++ return -EOPNOTSUPP; ++ } ++ ++ jz_udc_set_index(dev, ep_index(qep)); ++ ++ /* Return status on next IN token */ ++ switch (qep->type) { ++ case ep_control: ++ val = ++ (usb_readb(dev, qep->csr) & USB_CSR0_SENDSTALL) == ++ USB_CSR0_SENDSTALL; ++ break; ++ case ep_bulk_in: ++ case ep_interrupt: ++ val = ++ (usb_readb(dev, qep->csr) & USB_INCSR_SENDSTALL) == ++ USB_INCSR_SENDSTALL; ++ break; ++ case ep_bulk_out: ++ val = ++ (usb_readb(dev, qep->csr) & USB_OUTCSR_SENDSTALL) == ++ USB_OUTCSR_SENDSTALL; ++ break; ++ } ++ ++ /* Back to EP0 index */ ++ jz_udc_set_index(dev, 0); ++ ++ DEBUG_SETUP("GET_STATUS, ep: %d (%x), val = %d\n", ep_num, ++ ctrl->wIndex, val); ++ } else { ++ DEBUG_SETUP("Unknown REQ TYPE: %d\n", reqtype); ++ return -EOPNOTSUPP; ++ } ++ ++ /* Clear "out packet ready" */ ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SVDOUTPKTRDY); ++ /* Put status to FIFO */ ++ jz4740_fifo_write(ep0, (uint8_t *)&val, sizeof(val)); ++ /* Issue "In packet ready" */ ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_INPKTRDY | USB_CSR0_DATAEND)); ++ ++ return 0; ++} ++ ++/* ++ * WAIT_FOR_SETUP (OUTPKTRDY) ++ * - read data packet from EP0 FIFO ++ * - decode command ++ * - if error ++ * set USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND | USB_CSR0_SENDSTALL bits ++ * - else ++ * set USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND bits ++ */ ++static void jz4740_ep0_setup(struct jz4740_udc *dev, uint32_t csr) ++{ ++ struct jz4740_ep *ep = &dev->ep[0]; ++ struct usb_ctrlrequest ctrl; ++ int i; ++ ++ DEBUG_SETUP("%s: %x\n", __FUNCTION__, csr); ++ ++ /* Nuke all previous transfers */ ++ nuke(ep, -EPROTO); ++ ++ /* read control req from fifo (8 bytes) */ ++ jz4740_fifo_read(ep, (unsigned char *)&ctrl, 8); ++ ++ DEBUG_SETUP("SETUP %02x.%02x v%04x i%04x l%04x\n", ++ ctrl.bRequestType, ctrl.bRequest, ++ ctrl.wValue, ctrl.wIndex, ctrl.wLength); ++ ++ /* Set direction of EP0 */ ++ if (likely(ctrl.bRequestType & USB_DIR_IN)) { ++ ep->bEndpointAddress |= USB_DIR_IN; ++ } else { ++ ep->bEndpointAddress &= ~USB_DIR_IN; ++ } ++ ++ /* Handle some SETUP packets ourselves */ ++ switch (ctrl.bRequest) { ++ case USB_REQ_SET_ADDRESS: ++ if (ctrl.bRequestType != (USB_TYPE_STANDARD | USB_RECIP_DEVICE)) ++ break; ++ ++ DEBUG_SETUP("USB_REQ_SET_ADDRESS (%d)\n", ctrl.wValue); ++ udc_set_address(dev, ctrl.wValue); ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND)); ++ return; ++ ++ case USB_REQ_SET_CONFIGURATION: ++ if (ctrl.bRequestType != (USB_TYPE_STANDARD | USB_RECIP_DEVICE)) ++ break; ++ ++ DEBUG_SETUP("USB_REQ_SET_CONFIGURATION (%d)\n", ctrl.wValue); ++/* usb_setb(JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND));*/ ++ ++ /* Enable RESUME and SUSPEND interrupts */ ++ usb_setb(dev, JZ_REG_UDC_INTRUSBE, (USB_INTR_RESUME | USB_INTR_SUSPEND)); ++ break; ++ ++ case USB_REQ_SET_INTERFACE: ++ if (ctrl.bRequestType != (USB_TYPE_STANDARD | USB_RECIP_DEVICE)) ++ break; ++ ++ DEBUG_SETUP("USB_REQ_SET_INTERFACE (%d)\n", ctrl.wValue); ++/* usb_setb(JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND));*/ ++ break; ++ ++ case USB_REQ_GET_STATUS: ++ if (jz4740_handle_get_status(dev, &ctrl) == 0) ++ return; ++ ++ case USB_REQ_CLEAR_FEATURE: ++ case USB_REQ_SET_FEATURE: ++ if (ctrl.bRequestType == USB_RECIP_ENDPOINT) { ++ struct jz4740_ep *qep; ++ int ep_num = (ctrl.wIndex & 0x0f); ++ ++ /* Support only HALT feature */ ++ if (ctrl.wValue != 0 || ctrl.wLength != 0 ++ || ep_num > 3 || ep_num < 1) ++ break; ++ ++ qep = &dev->ep[ep_num]; ++ spin_unlock(&dev->lock); ++ if (ctrl.bRequest == USB_REQ_SET_FEATURE) { ++ DEBUG_SETUP("SET_FEATURE (%d)\n", ++ ep_num); ++ jz4740_set_halt(&qep->ep, 1); ++ } else { ++ DEBUG_SETUP("CLR_FEATURE (%d)\n", ++ ep_num); ++ jz4740_set_halt(&qep->ep, 0); ++ } ++ spin_lock(&dev->lock); ++ ++ jz_udc_set_index(dev, 0); ++ ++ /* Reply with a ZLP on next IN token */ ++ usb_setb(dev, JZ_REG_UDC_CSR0, ++ (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND)); ++ return; ++ } ++ break; ++ ++ default: ++ break; ++ } ++ ++ /* gadget drivers see class/vendor specific requests, ++ * {SET,GET}_{INTERFACE,DESCRIPTOR,CONFIGURATION}, ++ * and more. ++ */ ++ if (dev->driver) { ++ /* device-2-host (IN) or no data setup command, process immediately */ ++ spin_unlock(&dev->lock); ++ ++ i = dev->driver->setup(&dev->gadget, &ctrl); ++ spin_lock(&dev->lock); ++ ++ if (unlikely(i < 0)) { ++ /* setup processing failed, force stall */ ++ DEBUG_SETUP ++ (" --> ERROR: gadget setup FAILED (stalling), setup returned %d\n", ++ i); ++ jz_udc_set_index(dev, 0); ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_SVDOUTPKTRDY | USB_CSR0_DATAEND | USB_CSR0_SENDSTALL)); ++ ++ /* ep->stopped = 1; */ ++ dev->ep0state = WAIT_FOR_SETUP; ++ } ++ else { ++ DEBUG_SETUP("gadget driver setup ok (%d)\n", ctrl.wLength); ++/* if (!ctrl.wLength) { ++ usb_setb(JZ_REG_UDC_CSR0, USB_CSR0_SVDOUTPKTRDY); ++ }*/ ++ } ++ } ++} ++ ++/* ++ * DATA_STATE_NEED_ZLP ++ */ ++static void jz4740_ep0_in_zlp(struct jz4740_udc *dev, uint32_t csr) ++{ ++ DEBUG_EP0("%s: %x\n", __FUNCTION__, csr); ++ ++ usb_setb(dev, JZ_REG_UDC_CSR0, (USB_CSR0_INPKTRDY | USB_CSR0_DATAEND)); ++ dev->ep0state = WAIT_FOR_SETUP; ++} ++ ++/* ++ * handle ep0 interrupt ++ */ ++static void jz4740_handle_ep0(struct jz4740_udc *dev, uint32_t intr) ++{ ++ struct jz4740_ep *ep = &dev->ep[0]; ++ uint32_t csr; ++ ++ DEBUG("%s:%s[%d]\n", __FILE__, __func__, __LINE__); ++ /* Set index 0 */ ++ jz_udc_set_index(dev, 0); ++ csr = usb_readb(dev, JZ_REG_UDC_CSR0); ++ ++ DEBUG_EP0("%s: csr = %x state = \n", __FUNCTION__, csr);//, state_names[dev->ep0state]); ++ ++ /* ++ * if SENT_STALL is set ++ * - clear the SENT_STALL bit ++ */ ++ if (csr & USB_CSR0_SENTSTALL) { ++ DEBUG_EP0("%s: USB_CSR0_SENTSTALL is set: %x\n", __FUNCTION__, csr); ++ usb_clearb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SENDSTALL | USB_CSR0_SENTSTALL); ++ nuke(ep, -ECONNABORTED); ++ dev->ep0state = WAIT_FOR_SETUP; ++ return; ++ } ++ ++ /* ++ * if a transfer is in progress && INPKTRDY and OUTPKTRDY are clear ++ * - fill EP0 FIFO ++ * - if last packet ++ * - set IN_PKT_RDY | DATA_END ++ * - else ++ * set IN_PKT_RDY ++ */ ++ if (!(csr & (USB_CSR0_INPKTRDY | USB_CSR0_OUTPKTRDY))) { ++ DEBUG_EP0("%s: INPKTRDY and OUTPKTRDY are clear\n", ++ __FUNCTION__); ++ ++ switch (dev->ep0state) { ++ case DATA_STATE_XMIT: ++ DEBUG_EP0("continue with DATA_STATE_XMIT\n"); ++ jz4740_ep0_in(dev, csr); ++ return; ++ case DATA_STATE_NEED_ZLP: ++ DEBUG_EP0("continue with DATA_STATE_NEED_ZLP\n"); ++ jz4740_ep0_in_zlp(dev, csr); ++ return; ++ default: ++ /* Stall? */ ++// DEBUG_EP0("Odd state!! state = %s\n", ++// state_names[dev->ep0state]); ++ dev->ep0state = WAIT_FOR_SETUP; ++ /* nuke(ep, 0); */ ++ /* usb_setb(ep->csr, USB_CSR0_SENDSTALL); */ ++// break; ++ return; ++ } ++ } ++ ++ /* ++ * if SETUPEND is set ++ * - abort the last transfer ++ * - set SERVICED_SETUP_END_BIT ++ */ ++ if (csr & USB_CSR0_SETUPEND) { ++ DEBUG_EP0("%s: USB_CSR0_SETUPEND is set: %x\n", __FUNCTION__, csr); ++ ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SVDSETUPEND); ++ nuke(ep, 0); ++ dev->ep0state = WAIT_FOR_SETUP; ++ } ++ ++ /* ++ * if USB_CSR0_OUTPKTRDY is set ++ * - read data packet from EP0 FIFO ++ * - decode command ++ * - if error ++ * set SVDOUTPKTRDY | DATAEND | SENDSTALL bits ++ * - else ++ * set SVDOUTPKTRDY | DATAEND bits ++ */ ++ if (csr & USB_CSR0_OUTPKTRDY) { ++ ++ DEBUG_EP0("%s: EP0_OUT_PKT_RDY is set: %x\n", __FUNCTION__, ++ csr); ++ ++ switch (dev->ep0state) { ++ case WAIT_FOR_SETUP: ++ DEBUG_EP0("WAIT_FOR_SETUP\n"); ++ jz4740_ep0_setup(dev, csr); ++ break; ++ ++ case DATA_STATE_RECV: ++ DEBUG_EP0("DATA_STATE_RECV\n"); ++ jz4740_ep0_out(dev, csr, 0); ++ break; ++ ++ default: ++ /* send stall? */ ++ DEBUG_EP0("strange state!! 2. send stall? state = %d\n", ++ dev->ep0state); ++ break; ++ } ++ } ++} ++ ++static void jz4740_ep0_kick(struct jz4740_udc *dev, struct jz4740_ep *ep) ++{ ++ uint32_t csr; ++ ++ jz_udc_set_index(dev, 0); ++ ++ DEBUG_EP0("%s: %x\n", __FUNCTION__, csr); ++ ++ /* Clear "out packet ready" */ ++ ++ if (ep_is_in(ep)) { ++ usb_setb(dev, JZ_REG_UDC_CSR0, USB_CSR0_SVDOUTPKTRDY); ++ csr = usb_readb(dev, JZ_REG_UDC_CSR0); ++ dev->ep0state = DATA_STATE_XMIT; ++ jz4740_ep0_in(dev, csr); ++ } else { ++ csr = usb_readb(dev, JZ_REG_UDC_CSR0); ++ dev->ep0state = DATA_STATE_RECV; ++ jz4740_ep0_out(dev, csr, 1); ++ } ++} ++ ++/** Handle USB RESET interrupt ++ */ ++static void jz4740_reset_irq(struct jz4740_udc *dev) ++{ ++ dev->gadget.speed = (usb_readb(dev, JZ_REG_UDC_POWER) & USB_POWER_HSMODE) ? ++ USB_SPEED_HIGH : USB_SPEED_FULL; ++ ++ DEBUG_SETUP("%s: address = %d, speed = %s\n", __FUNCTION__, dev->usb_address, ++ (dev->gadget.speed == USB_SPEED_HIGH) ? "HIGH":"FULL" ); ++} ++ ++/* ++ * jz4740 usb device interrupt handler. ++ */ ++static irqreturn_t jz4740_udc_irq(int irq, void *_dev) ++{ ++ struct jz4740_udc *dev = _dev; ++ uint8_t index; ++ ++ uint32_t intr_usb = usb_readb(dev, JZ_REG_UDC_INTRUSB) & 0x7; /* mask SOF */ ++ uint32_t intr_in = usb_readw(dev, JZ_REG_UDC_INTRIN); ++ uint32_t intr_out = usb_readw(dev, JZ_REG_UDC_INTROUT); ++ uint32_t intr_dma = usb_readb(dev, JZ_REG_UDC_INTR); ++ ++ if (!intr_usb && !intr_in && !intr_out && !intr_dma) ++ return IRQ_HANDLED; ++ ++ ++ DEBUG("intr_out=%x intr_in=%x intr_usb=%x\n", ++ intr_out, intr_in, intr_usb); ++ ++ spin_lock(&dev->lock); ++ index = usb_readb(dev, JZ_REG_UDC_INDEX); ++ ++ /* Check for resume from suspend mode */ ++ if ((intr_usb & USB_INTR_RESUME) && ++ (usb_readb(dev, JZ_REG_UDC_INTRUSBE) & USB_INTR_RESUME)) { ++ DEBUG("USB resume\n"); ++ dev->driver->resume(&dev->gadget); /* We have suspend(), so we must have resume() too. */ ++ } ++ ++ /* Check for system interrupts */ ++ if (intr_usb & USB_INTR_RESET) { ++ DEBUG("USB reset\n"); ++ jz4740_reset_irq(dev); ++ } ++ ++ /* Check for endpoint 0 interrupt */ ++ if (intr_in & USB_INTR_EP0) { ++ DEBUG("USB_INTR_EP0 (control)\n"); ++ jz4740_handle_ep0(dev, intr_in); ++ } ++ ++ /* Check for Bulk-IN DMA interrupt */ ++ if (intr_dma & 0x1) { ++ int ep_num; ++ struct jz4740_ep *ep; ++ ep_num = (usb_readl(dev, JZ_REG_UDC_CNTL1) >> 4) & 0xf; ++ ep = &dev->ep[ep_num + 1]; ++ jz_udc_set_index(dev, ep_num); ++ usb_setb(dev, ep->csr, USB_INCSR_INPKTRDY); ++/* jz4740_in_epn(dev, ep_num, intr_in);*/ ++ } ++ ++ /* Check for Bulk-OUT DMA interrupt */ ++ if (intr_dma & 0x2) { ++ int ep_num; ++ ep_num = (usb_readl(dev, JZ_REG_UDC_CNTL2) >> 4) & 0xf; ++ jz4740_out_epn(dev, ep_num, intr_out); ++ } ++ ++ /* Check for each configured endpoint interrupt */ ++ if (intr_in & USB_INTR_INEP1) { ++ DEBUG("USB_INTR_INEP1\n"); ++ jz4740_in_epn(dev, 1, intr_in); ++ } ++ ++ if (intr_in & USB_INTR_INEP2) { ++ DEBUG("USB_INTR_INEP2\n"); ++ jz4740_in_epn(dev, 2, intr_in); ++ } ++ ++ if (intr_out & USB_INTR_OUTEP1) { ++ DEBUG("USB_INTR_OUTEP1\n"); ++ jz4740_out_epn(dev, 1, intr_out); ++ } ++ ++ /* Check for suspend mode */ ++ if ((intr_usb & USB_INTR_SUSPEND) && ++ (usb_readb(dev, JZ_REG_UDC_INTRUSBE) & USB_INTR_SUSPEND)) { ++ DEBUG("USB suspend\n"); ++ dev->driver->suspend(&dev->gadget); ++ /* Host unloaded from us, can do something, such as flushing ++ the NAND block cache etc. */ ++ } ++ ++ jz_udc_set_index(dev, index); ++ ++ spin_unlock(&dev->lock); ++ ++ return IRQ_HANDLED; ++} ++ ++ ++ ++/*-------------------------------------------------------------------------*/ ++ ++/* Common functions - Added by River */ ++static struct jz4740_udc udc_dev; ++ ++static inline struct jz4740_udc *gadget_to_udc(struct usb_gadget *gadget) ++{ ++ return container_of(gadget, struct jz4740_udc, gadget); ++} ++/* End added */ ++ ++static int jz4740_udc_get_frame(struct usb_gadget *_gadget) ++{ ++ DEBUG("%s, %p\n", __FUNCTION__, _gadget); ++ return usb_readw(gadget_to_udc(_gadget), JZ_REG_UDC_FRAME); ++} ++ ++static int jz4740_udc_wakeup(struct usb_gadget *_gadget) ++{ ++ /* host may not have enabled remote wakeup */ ++ /*if ((UDCCS0 & UDCCS0_DRWF) == 0) ++ return -EHOSTUNREACH; ++ udc_set_mask_UDCCR(UDCCR_RSM); */ ++ return -ENOTSUPP; ++} ++ ++static int jz4740_udc_pullup(struct usb_gadget *_gadget, int on) ++{ ++ struct jz4740_udc *udc = gadget_to_udc(_gadget); ++ unsigned long flags; ++ ++ local_irq_save(flags); ++ ++ if (on) { ++ udc->state = UDC_STATE_ENABLE; ++ udc_enable(udc); ++ } else { ++ udc->state = UDC_STATE_DISABLE; ++ udc_disable(udc); ++ } ++ ++ local_irq_restore(flags); ++ ++ return 0; ++} ++ ++ ++static const struct usb_gadget_ops jz4740_udc_ops = { ++ .get_frame = jz4740_udc_get_frame, ++ .wakeup = jz4740_udc_wakeup, ++ .pullup = jz4740_udc_pullup, ++ /* current versions must always be self-powered */ ++}; ++ ++static struct usb_ep_ops jz4740_ep_ops = { ++ .enable = jz4740_ep_enable, ++ .disable = jz4740_ep_disable, ++ ++ .alloc_request = jz4740_alloc_request, ++ .free_request = jz4740_free_request, ++ ++ .queue = jz4740_queue, ++ .dequeue = jz4740_dequeue, ++ ++ .set_halt = jz4740_set_halt, ++ .fifo_status = jz4740_fifo_status, ++ .fifo_flush = jz4740_fifo_flush, ++}; ++ ++ ++/*-------------------------------------------------------------------------*/ ++ ++static struct jz4740_udc udc_dev = { ++ .usb_address = 0, ++ .gadget = { ++ .ops = &jz4740_udc_ops, ++ .ep0 = &udc_dev.ep[0].ep, ++ .name = "jz-udc", ++ .dev = { ++ .init_name = "gadget", ++ }, ++ }, ++ ++ /* control endpoint */ ++ .ep[0] = { ++ .ep = { ++ .name = "ep0", ++ .ops = &jz4740_ep_ops, ++ .maxpacket = EP0_MAXPACKETSIZE, ++ }, ++ .dev = &udc_dev, ++ ++ .bEndpointAddress = 0, ++ .bmAttributes = 0, ++ ++ .type = ep_control, ++ .fifo = JZ_REG_UDC_EP_FIFO(0), ++ .csr = JZ_REG_UDC_CSR0, ++ }, ++ ++ /* bulk out endpoint */ ++ .ep[1] = { ++ .ep = { ++ .name = "ep1out-bulk", ++ .ops = &jz4740_ep_ops, ++ .maxpacket = EPBULK_MAXPACKETSIZE, ++ }, ++ .dev = &udc_dev, ++ ++ .bEndpointAddress = 1, ++ .bmAttributes = USB_ENDPOINT_XFER_BULK, ++ ++ .type = ep_bulk_out, ++ .fifo = JZ_REG_UDC_EP_FIFO(1), ++ .csr = JZ_REG_UDC_OUTCSR, ++ }, ++ ++ /* bulk in endpoint */ ++ .ep[2] = { ++ .ep = { ++ .name = "ep1in-bulk", ++ .ops = &jz4740_ep_ops, ++ .maxpacket = EPBULK_MAXPACKETSIZE, ++ }, ++ .dev = &udc_dev, ++ ++ .bEndpointAddress = 1 | USB_DIR_IN, ++ .bmAttributes = USB_ENDPOINT_XFER_BULK, ++ ++ .type = ep_bulk_in, ++ .fifo = JZ_REG_UDC_EP_FIFO(1), ++ .csr = JZ_REG_UDC_INCSR, ++ }, ++ ++ /* interrupt in endpoint */ ++ .ep[3] = { ++ .ep = { ++ .name = "ep2in-int", ++ .ops = &jz4740_ep_ops, ++ .maxpacket = EPINTR_MAXPACKETSIZE, ++ }, ++ .dev = &udc_dev, ++ ++ .bEndpointAddress = 2 | USB_DIR_IN, ++ .bmAttributes = USB_ENDPOINT_XFER_INT, ++ ++ .type = ep_interrupt, ++ .fifo = JZ_REG_UDC_EP_FIFO(2), ++ .csr = JZ_REG_UDC_INCSR, ++ }, ++}; ++ ++static void gadget_release(struct device *_dev) ++{ ++} ++ ++ ++static int __devinit jz4740_udc_probe(struct platform_device *pdev) ++{ ++ struct jz4740_udc *dev = &udc_dev; ++ int ret; ++ ++ spin_lock_init(&dev->lock); ++ the_controller = dev; ++ ++ dev->dev = &pdev->dev; ++ dev_set_name(&dev->gadget.dev, "gadget"); ++ dev->gadget.dev.parent = &pdev->dev; ++ dev->gadget.dev.dma_mask = pdev->dev.dma_mask; ++ dev->gadget.dev.release = gadget_release; ++ ++ ret = device_register(&dev->gadget.dev); ++ if (ret) ++ return ret; ++ ++ dev->clk = clk_get(&pdev->dev, "udc"); ++ if (IS_ERR(dev->clk)) { ++ ret = PTR_ERR(dev->clk); ++ dev_err(&pdev->dev, "Failed to get udc clock: %d\n", ret); ++ goto err_device_unregister; ++ } ++ ++ platform_set_drvdata(pdev, dev); ++ ++ dev->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ ++ if (!dev->mem) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get mmio memory resource\n"); ++ goto err_clk_put; ++ } ++ ++ dev->mem = request_mem_region(dev->mem->start, resource_size(dev->mem), pdev->name); ++ ++ if (!dev->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ goto err_device_unregister; ++ } ++ ++ dev->base = ioremap(dev->mem->start, resource_size(dev->mem)); ++ ++ if (!dev->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ dev->irq = platform_get_irq(pdev, 0); ++ ++ ret = request_irq(dev->irq, jz4740_udc_irq, IRQF_DISABLED, ++ pdev->name, dev); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request irq: %d\n", ret); ++ goto err_iounmap; ++ } ++ ++ udc_disable(dev); ++ udc_reinit(dev); ++ ++ return 0; ++ ++err_iounmap: ++ iounmap(dev->base); ++err_release_mem_region: ++ release_mem_region(dev->mem->start, resource_size(dev->mem)); ++err_clk_put: ++ clk_put(dev->clk); ++err_device_unregister: ++ device_unregister(&dev->gadget.dev); ++ platform_set_drvdata(pdev, NULL); ++ ++ the_controller = 0; ++ ++ return ret; ++} ++ ++static int __devexit jz4740_udc_remove(struct platform_device *pdev) ++{ ++ struct jz4740_udc *dev = platform_get_drvdata(pdev); ++ ++ if (dev->driver) ++ return -EBUSY; ++ ++ udc_disable(dev); ++ ++ free_irq(dev->irq, dev); ++ iounmap(dev->base); ++ release_mem_region(dev->mem->start, resource_size(dev->mem)); ++ clk_put(dev->clk); ++ ++ platform_set_drvdata(pdev, NULL); ++ device_unregister(&dev->gadget.dev); ++ the_controller = NULL; ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++ ++static int jz4740_udc_suspend(struct device *dev) ++{ ++ struct jz4740_udc *udc = dev_get_drvdata(dev); ++ ++ if (udc->state == UDC_STATE_ENABLE) ++ udc_disable(udc); ++ ++ return 0; ++} ++ ++static int jz4740_udc_resume(struct device *dev) ++{ ++ struct jz4740_udc *udc = dev_get_drvdata(dev); ++ ++ if (udc->state == UDC_STATE_ENABLE) ++ udc_enable(udc); ++ ++ return 0; ++} ++ ++static struct dev_pm_ops jz4740_udc_pm_ops = { ++ .suspend = jz4740_udc_suspend, ++ .resume = jz4740_udc_resume, ++}; ++ ++#define JZ4740_UDC_PM_OPS (&jz4740_udc_pm_ops) ++ ++#else ++ ++#define JZ4740_UDC_PM_OPS NULL ++ ++#endif ++ ++static struct platform_driver udc_driver = { ++ .probe = jz4740_udc_probe, ++ .remove = __devexit_p(jz4740_udc_remove), ++ .driver = { ++ .name = "jz-udc", ++ .owner = THIS_MODULE, ++ .pm = JZ4740_UDC_PM_OPS, ++ }, ++}; ++ ++/*-------------------------------------------------------------------------*/ ++ ++static int __init udc_init (void) ++{ ++ return platform_driver_register(&udc_driver); ++} ++module_init(udc_init); ++ ++static void __exit udc_exit (void) ++{ ++ platform_driver_unregister(&udc_driver); ++} ++module_exit(udc_exit); ++ ++MODULE_DESCRIPTION("JZ4740 USB Device Controller"); ++MODULE_AUTHOR("Wei Jianli <jlwei@ingenic.cn>"); ++MODULE_LICENSE("GPL"); +--- /dev/null ++++ b/drivers/usb/gadget/jz4740_udc.h +@@ -0,0 +1,100 @@ ++/* ++ * linux/drivers/usb/gadget/jz4740_udc.h ++ * ++ * Ingenic JZ4740 on-chip high speed USB device controller ++ * ++ * Copyright (C) 2006 Ingenic Semiconductor Inc. ++ * Author: <jlwei@ingenic.cn> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License as published by ++ * the Free Software Foundation; either version 2 of the License, or ++ * (at your option) any later version. ++ */ ++ ++#ifndef __USB_GADGET_JZ4740_H__ ++#define __USB_GADGET_JZ4740_H__ ++ ++/*-------------------------------------------------------------------------*/ ++ ++// Max packet size ++#define EP0_MAXPACKETSIZE 64 ++#define EPBULK_MAXPACKETSIZE 512 ++#define EPINTR_MAXPACKETSIZE 64 ++ ++#define UDC_MAX_ENDPOINTS 4 ++ ++/*-------------------------------------------------------------------------*/ ++ ++typedef enum ep_type { ++ ep_control, ep_bulk_in, ep_bulk_out, ep_interrupt ++} ep_type_t; ++ ++struct jz4740_ep { ++ struct usb_ep ep; ++ struct jz4740_udc *dev; ++ ++ const struct usb_endpoint_descriptor *desc; ++ unsigned long pio_irqs; ++ ++ uint8_t stopped; ++ uint8_t bEndpointAddress; ++ uint8_t bmAttributes; ++ ++ ep_type_t type; ++ size_t fifo; ++ u32 csr; ++ ++ uint32_t reg_addr; ++ struct list_head queue; ++}; ++ ++struct jz4740_request { ++ struct usb_request req; ++ struct list_head queue; ++}; ++ ++enum ep0state { ++ WAIT_FOR_SETUP, /* between STATUS ack and SETUP report */ ++ DATA_STATE_XMIT, /* data tx stage */ ++ DATA_STATE_NEED_ZLP, /* data tx zlp stage */ ++ WAIT_FOR_OUT_STATUS, /* status stages */ ++ DATA_STATE_RECV, /* data rx stage */ ++}; ++ ++/* For function binding with UDC Disable - Added by River */ ++typedef enum { ++ UDC_STATE_ENABLE = 0, ++ UDC_STATE_DISABLE, ++}udc_state_t; ++ ++struct jz4740_udc { ++ struct usb_gadget gadget; ++ struct usb_gadget_driver *driver; ++ struct device *dev; ++ spinlock_t lock; ++ unsigned long lock_flags; ++ ++ enum ep0state ep0state; ++ struct jz4740_ep ep[UDC_MAX_ENDPOINTS]; ++ ++ unsigned char usb_address; ++ ++ udc_state_t state; ++ ++ struct resource *mem; ++ void __iomem *base; ++ int irq; ++ uint32_t in_mask; ++ uint32_t out_mask; ++ ++ struct clk *clk; ++}; ++ ++extern struct jz4740_udc *the_controller; ++ ++#define ep_is_in(EP) (((EP)->bEndpointAddress&USB_DIR_IN)==USB_DIR_IN) ++#define ep_maxpacket(EP) ((EP)->ep.maxpacket) ++#define ep_index(EP) ((EP)->bEndpointAddress&0xF) ++ ++#endif /* __USB_GADGET_JZ4740_H__ */ diff --git a/target/linux/xburst/patches-2.6.35/057-hwmon.patch b/target/linux/xburst/patches-2.6.35/057-hwmon.patch new file mode 100644 index 0000000..e17758d --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/057-hwmon.patch @@ -0,0 +1,283 @@ +From 548ab33dc0bd3c824e6002936ae0931158658a19 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 18:32:58 +0000 +Subject: [PATCH] HWMON: Add JZ4740 ADC driver + +Add support for reading the ADCIN pin of the ADC unit on JZ4740 SoCs. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Cc: lm-sensors@lm-sensors.org +Acked-by: Jean Delvare <khali@linux-fr.org> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1425/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + drivers/hwmon/Kconfig | 10 ++ + drivers/hwmon/Makefile | 1 + + drivers/hwmon/jz4740-hwmon.c | 230 ++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 241 insertions(+), 0 deletions(-) + create mode 100644 drivers/hwmon/jz4740-hwmon.c + +--- a/drivers/hwmon/Kconfig ++++ b/drivers/hwmon/Kconfig +@@ -446,6 +446,16 @@ config SENSORS_IT87 + This driver can also be built as a module. If so, the module + will be called it87. + ++config SENSORS_JZ4740 ++ tristate "Ingenic JZ4740 SoC ADC driver" ++ depends on MACH_JZ4740 && MFD_JZ4740_ADC ++ help ++ If you say yes here you get support for reading adc values from the ADCIN ++ pin on Ingenic JZ4740 SoC based boards. ++ ++ This driver can also be build as a module. If so, the module will be ++ called jz4740-hwmon. ++ + config SENSORS_LM63 + tristate "National Semiconductor LM63 and LM64" + depends on I2C +--- a/drivers/hwmon/Makefile ++++ b/drivers/hwmon/Makefile +@@ -55,6 +55,7 @@ obj-$(CONFIG_SENSORS_I5K_AMB) += i5k_amb + obj-$(CONFIG_SENSORS_IBMAEM) += ibmaem.o + obj-$(CONFIG_SENSORS_IBMPEX) += ibmpex.o + obj-$(CONFIG_SENSORS_IT87) += it87.o ++obj-$(CONFIG_SENSORS_JZ4740) += jz4740-hwmon.o + obj-$(CONFIG_SENSORS_K8TEMP) += k8temp.o + obj-$(CONFIG_SENSORS_K10TEMP) += k10temp.o + obj-$(CONFIG_SENSORS_LIS3LV02D) += lis3lv02d.o hp_accel.o +--- /dev/null ++++ b/drivers/hwmon/jz4740-hwmon.c +@@ -0,0 +1,230 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * JZ4740 SoC HWMON driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/err.h> ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/mutex.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/completion.h> ++#include <linux/mfd/core.h> ++ ++#include <linux/hwmon.h> ++ ++struct jz4740_hwmon { ++ struct resource *mem; ++ void __iomem *base; ++ ++ int irq; ++ ++ struct mfd_cell *cell; ++ struct device *hwmon; ++ ++ struct completion read_completion; ++ ++ struct mutex lock; ++}; ++ ++static ssize_t jz4740_hwmon_show_name(struct device *dev, ++ struct device_attribute *dev_attr, char *buf) ++{ ++ return sprintf(buf, "jz4740\n"); ++} ++ ++static irqreturn_t jz4740_hwmon_irq(int irq, void *data) ++{ ++ struct jz4740_hwmon *hwmon = data; ++ ++ complete(&hwmon->read_completion); ++ return IRQ_HANDLED; ++} ++ ++static ssize_t jz4740_hwmon_read_adcin(struct device *dev, ++ struct device_attribute *dev_attr, char *buf) ++{ ++ struct jz4740_hwmon *hwmon = dev_get_drvdata(dev); ++ struct completion *completion = &hwmon->read_completion; ++ unsigned long t; ++ unsigned long val; ++ int ret; ++ ++ mutex_lock(&hwmon->lock); ++ ++ INIT_COMPLETION(*completion); ++ ++ enable_irq(hwmon->irq); ++ hwmon->cell->enable(to_platform_device(dev)); ++ ++ t = wait_for_completion_interruptible_timeout(completion, HZ); ++ ++ if (t > 0) { ++ val = readw(hwmon->base) & 0xfff; ++ val = (val * 3300) >> 12; ++ ret = sprintf(buf, "%lu\n", val); ++ } else { ++ ret = t ? t : -ETIMEDOUT; ++ } ++ ++ hwmon->cell->disable(to_platform_device(dev)); ++ disable_irq(hwmon->irq); ++ ++ mutex_unlock(&hwmon->lock); ++ ++ return ret; ++} ++ ++static DEVICE_ATTR(name, S_IRUGO, jz4740_hwmon_show_name, NULL); ++static DEVICE_ATTR(in0_input, S_IRUGO, jz4740_hwmon_read_adcin, NULL); ++ ++static struct attribute *jz4740_hwmon_attributes[] = { ++ &dev_attr_name.attr, ++ &dev_attr_in0_input.attr, ++ NULL ++}; ++ ++static const struct attribute_group jz4740_hwmon_attr_group = { ++ .attrs = jz4740_hwmon_attributes, ++}; ++ ++static int __devinit jz4740_hwmon_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz4740_hwmon *hwmon; ++ ++ hwmon = kmalloc(sizeof(*hwmon), GFP_KERNEL); ++ if (!hwmon) { ++ dev_err(&pdev->dev, "Failed to allocate driver structure\n"); ++ return -ENOMEM; ++ } ++ ++ hwmon->cell = pdev->dev.platform_data; ++ ++ hwmon->irq = platform_get_irq(pdev, 0); ++ if (hwmon->irq < 0) { ++ ret = hwmon->irq; ++ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret); ++ goto err_free; ++ } ++ ++ hwmon->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!hwmon->mem) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get platform mmio resource\n"); ++ goto err_free; ++ } ++ ++ hwmon->mem = request_mem_region(hwmon->mem->start, ++ resource_size(hwmon->mem), pdev->name); ++ if (!hwmon->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ goto err_free; ++ } ++ ++ hwmon->base = ioremap_nocache(hwmon->mem->start, ++ resource_size(hwmon->mem)); ++ if (!hwmon->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ init_completion(&hwmon->read_completion); ++ mutex_init(&hwmon->lock); ++ ++ platform_set_drvdata(pdev, hwmon); ++ ++ ret = request_irq(hwmon->irq, jz4740_hwmon_irq, 0, pdev->name, hwmon); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request irq: %d\n", ret); ++ goto err_iounmap; ++ } ++ disable_irq(hwmon->irq); ++ ++ ret = sysfs_create_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to create sysfs group: %d\n", ret); ++ goto err_free_irq; ++ } ++ ++ hwmon->hwmon = hwmon_device_register(&pdev->dev); ++ if (IS_ERR(hwmon->hwmon)) { ++ ret = PTR_ERR(hwmon->hwmon); ++ goto err_remove_file; ++ } ++ ++ return 0; ++ ++err_remove_file: ++ sysfs_remove_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group); ++err_free_irq: ++ free_irq(hwmon->irq, hwmon); ++err_iounmap: ++ platform_set_drvdata(pdev, NULL); ++ iounmap(hwmon->base); ++err_release_mem_region: ++ release_mem_region(hwmon->mem->start, resource_size(hwmon->mem)); ++err_free: ++ kfree(hwmon); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_hwmon_remove(struct platform_device *pdev) ++{ ++ struct jz4740_hwmon *hwmon = platform_get_drvdata(pdev); ++ ++ hwmon_device_unregister(hwmon->hwmon); ++ sysfs_remove_group(&pdev->dev.kobj, &jz4740_hwmon_attr_group); ++ ++ free_irq(hwmon->irq, hwmon); ++ ++ iounmap(hwmon->base); ++ release_mem_region(hwmon->mem->start, resource_size(hwmon->mem)); ++ ++ platform_set_drvdata(pdev, NULL); ++ kfree(hwmon); ++ ++ return 0; ++} ++ ++struct platform_driver jz4740_hwmon_driver = { ++ .probe = jz4740_hwmon_probe, ++ .remove = __devexit_p(jz4740_hwmon_remove), ++ .driver = { ++ .name = "jz4740-hwmon", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_hwmon_init(void) ++{ ++ return platform_driver_register(&jz4740_hwmon_driver); ++} ++module_init(jz4740_hwmon_init); ++ ++static void __exit jz4740_hwmon_exit(void) ++{ ++ platform_driver_unregister(&jz4740_hwmon_driver); ++} ++module_exit(jz4740_hwmon_exit); ++ ++MODULE_DESCRIPTION("JZ4740 SoC HWMON driver"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_LICENSE("GPL"); ++MODULE_ALIAS("platform:jz4740-hwmon"); diff --git a/target/linux/xburst/patches-2.6.35/058-battery.patch b/target/linux/xburst/patches-2.6.35/058-battery.patch new file mode 100644 index 0000000..ce3c04e --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/058-battery.patch @@ -0,0 +1,522 @@ +From a48343043ec8d4095512e9758308ba4c4422151f Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 04:08:29 +0000 +Subject: [PATCH] POWER: Add JZ4740 battery driver. + +Add support for the battery voltage measurement part of the JZ4740 ADC unit. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Acked-by: Anton Vorontsov <cbouatmailru@gmail.com> +Cc: linux-mips@linux-mips.org +Cc: linux-kernel@vger.kernel.org +Patchwork: https://patchwork.linux-mips.org/patch/1416/ +Signed-off-by: Ralf Baechle <ralf@linux-mips.org> +--- + drivers/power/Kconfig | 11 + + drivers/power/Makefile | 1 + + drivers/power/jz4740-battery.c | 445 ++++++++++++++++++++++++++++++++++ + include/linux/power/jz4740-battery.h | 24 ++ + 4 files changed, 481 insertions(+), 0 deletions(-) + create mode 100644 drivers/power/jz4740-battery.c + create mode 100644 include/linux/power/jz4740-battery.h + +--- a/drivers/power/Kconfig ++++ b/drivers/power/Kconfig +@@ -142,4 +142,15 @@ config CHARGER_PCF50633 + help + Say Y to include support for NXP PCF50633 Main Battery Charger. + ++config BATTERY_JZ4740 ++ tristate "Ingenic JZ4740 battery" ++ depends on MACH_JZ4740 ++ depends on MFD_JZ4740_ADC ++ help ++ Say Y to enable support for the battery on Ingenic JZ4740 based ++ boards. ++ ++ This driver can be build as a module. If so, the module will be ++ called jz4740-battery. ++ + endif # POWER_SUPPLY +--- a/drivers/power/Makefile ++++ b/drivers/power/Makefile +@@ -34,3 +34,4 @@ obj-$(CONFIG_BATTERY_DA9030) += da9030_b + obj-$(CONFIG_BATTERY_MAX17040) += max17040_battery.o + obj-$(CONFIG_BATTERY_Z2) += z2_battery.o + obj-$(CONFIG_CHARGER_PCF50633) += pcf50633-charger.o ++obj-$(CONFIG_BATTERY_JZ4740) += jz4740-battery.o +--- /dev/null ++++ b/drivers/power/jz4740-battery.c +@@ -0,0 +1,445 @@ ++/* ++ * Battery measurement code for Ingenic JZ SOC. ++ * ++ * Copyright (C) 2009 Jiejing Zhang <kzjeef@gmail.com> ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * based on tosa_battery.c ++ * ++ * Copyright (C) 2008 Marek Vasut <marek.vasut@gmail.com> ++* ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ */ ++ ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/delay.h> ++#include <linux/gpio.h> ++#include <linux/mfd/core.h> ++#include <linux/power_supply.h> ++ ++#include <linux/power/jz4740-battery.h> ++#include <linux/jz4740-adc.h> ++ ++struct jz_battery { ++ struct jz_battery_platform_data *pdata; ++ struct platform_device *pdev; ++ ++ struct resource *mem; ++ void __iomem *base; ++ ++ int irq; ++ int charge_irq; ++ ++ struct mfd_cell *cell; ++ ++ int status; ++ long voltage; ++ ++ struct completion read_completion; ++ ++ struct power_supply battery; ++ struct delayed_work work; ++}; ++ ++static inline struct jz_battery *psy_to_jz_battery(struct power_supply *psy) ++{ ++ return container_of(psy, struct jz_battery, battery); ++} ++ ++static irqreturn_t jz_battery_irq_handler(int irq, void *devid) ++{ ++ struct jz_battery *battery = devid; ++ ++ complete(&battery->read_completion); ++ return IRQ_HANDLED; ++} ++ ++static long jz_battery_read_voltage(struct jz_battery *battery) ++{ ++ unsigned long t; ++ unsigned long val; ++ long voltage; ++ ++ INIT_COMPLETION(battery->read_completion); ++ ++ enable_irq(battery->irq); ++ battery->cell->enable(battery->pdev); ++ ++ t = wait_for_completion_interruptible_timeout(&battery->read_completion, ++ HZ); ++ ++ if (t > 0) { ++ val = readw(battery->base) & 0xfff; ++ ++ if (battery->pdata->info.voltage_max_design <= 2500000) ++ val = (val * 78125UL) >> 7UL; ++ else ++ val = ((val * 924375UL) >> 9UL) + 33000; ++ voltage = (long)val; ++ } else { ++ voltage = t ? t : -ETIMEDOUT; ++ } ++ ++ battery->cell->disable(battery->pdev); ++ disable_irq(battery->irq); ++ ++ return voltage; ++} ++ ++static int jz_battery_get_capacity(struct power_supply *psy) ++{ ++ struct jz_battery *jz_battery = psy_to_jz_battery(psy); ++ struct power_supply_info *info = &jz_battery->pdata->info; ++ long voltage; ++ int ret; ++ int voltage_span; ++ ++ voltage = jz_battery_read_voltage(jz_battery); ++ ++ if (voltage < 0) ++ return voltage; ++ ++ voltage_span = info->voltage_max_design - info->voltage_min_design; ++ ret = ((voltage - info->voltage_min_design) * 100) / voltage_span; ++ ++ if (ret > 100) ++ ret = 100; ++ else if (ret < 0) ++ ret = 0; ++ ++ return ret; ++} ++ ++static int jz_battery_get_property(struct power_supply *psy, ++ enum power_supply_property psp, union power_supply_propval *val) ++{ ++ struct jz_battery *jz_battery = psy_to_jz_battery(psy); ++ struct power_supply_info *info = &jz_battery->pdata->info; ++ long voltage; ++ ++ switch (psp) { ++ case POWER_SUPPLY_PROP_STATUS: ++ val->intval = jz_battery->status; ++ break; ++ case POWER_SUPPLY_PROP_TECHNOLOGY: ++ val->intval = jz_battery->pdata->info.technology; ++ break; ++ case POWER_SUPPLY_PROP_HEALTH: ++ voltage = jz_battery_read_voltage(jz_battery); ++ if (voltage < info->voltage_min_design) ++ val->intval = POWER_SUPPLY_HEALTH_DEAD; ++ else ++ val->intval = POWER_SUPPLY_HEALTH_GOOD; ++ break; ++ case POWER_SUPPLY_PROP_CAPACITY: ++ val->intval = jz_battery_get_capacity(psy); ++ break; ++ case POWER_SUPPLY_PROP_VOLTAGE_NOW: ++ val->intval = jz_battery_read_voltage(jz_battery); ++ if (val->intval < 0) ++ return val->intval; ++ break; ++ case POWER_SUPPLY_PROP_VOLTAGE_MAX_DESIGN: ++ val->intval = info->voltage_max_design; ++ break; ++ case POWER_SUPPLY_PROP_VOLTAGE_MIN_DESIGN: ++ val->intval = info->voltage_min_design; ++ break; ++ case POWER_SUPPLY_PROP_PRESENT: ++ val->intval = 1; ++ break; ++ default: ++ return -EINVAL; ++ } ++ return 0; ++} ++ ++static void jz_battery_external_power_changed(struct power_supply *psy) ++{ ++ struct jz_battery *jz_battery = psy_to_jz_battery(psy); ++ ++ cancel_delayed_work(&jz_battery->work); ++ schedule_delayed_work(&jz_battery->work, 0); ++} ++ ++static irqreturn_t jz_battery_charge_irq(int irq, void *data) ++{ ++ struct jz_battery *jz_battery = data; ++ ++ cancel_delayed_work(&jz_battery->work); ++ schedule_delayed_work(&jz_battery->work, 0); ++ ++ return IRQ_HANDLED; ++} ++ ++static void jz_battery_update(struct jz_battery *jz_battery) ++{ ++ int status; ++ long voltage; ++ bool has_changed = false; ++ int is_charging; ++ ++ if (gpio_is_valid(jz_battery->pdata->gpio_charge)) { ++ is_charging = gpio_get_value(jz_battery->pdata->gpio_charge); ++ is_charging ^= jz_battery->pdata->gpio_charge_active_low; ++ if (is_charging) ++ status = POWER_SUPPLY_STATUS_CHARGING; ++ else ++ status = POWER_SUPPLY_STATUS_NOT_CHARGING; ++ ++ if (status != jz_battery->status) { ++ jz_battery->status = status; ++ has_changed = true; ++ } ++ } ++ ++ voltage = jz_battery_read_voltage(jz_battery); ++ if (abs(voltage - jz_battery->voltage) < 50000) { ++ jz_battery->voltage = voltage; ++ has_changed = true; ++ } ++ ++ if (has_changed) ++ power_supply_changed(&jz_battery->battery); ++} ++ ++static enum power_supply_property jz_battery_properties[] = { ++ POWER_SUPPLY_PROP_STATUS, ++ POWER_SUPPLY_PROP_TECHNOLOGY, ++ POWER_SUPPLY_PROP_HEALTH, ++ POWER_SUPPLY_PROP_CAPACITY, ++ POWER_SUPPLY_PROP_VOLTAGE_NOW, ++ POWER_SUPPLY_PROP_VOLTAGE_MAX_DESIGN, ++ POWER_SUPPLY_PROP_VOLTAGE_MIN_DESIGN, ++ POWER_SUPPLY_PROP_PRESENT, ++}; ++ ++static void jz_battery_work(struct work_struct *work) ++{ ++ /* Too small interval will increase system workload */ ++ const int interval = HZ * 30; ++ struct jz_battery *jz_battery = container_of(work, struct jz_battery, ++ work.work); ++ ++ jz_battery_update(jz_battery); ++ schedule_delayed_work(&jz_battery->work, interval); ++} ++ ++static int __devinit jz_battery_probe(struct platform_device *pdev) ++{ ++ int ret = 0; ++ struct jz_battery_platform_data *pdata = pdev->dev.parent->platform_data; ++ struct jz_battery *jz_battery; ++ struct power_supply *battery; ++ ++ jz_battery = kzalloc(sizeof(*jz_battery), GFP_KERNEL); ++ if (!jz_battery) { ++ dev_err(&pdev->dev, "Failed to allocate driver structure\n"); ++ return -ENOMEM; ++ } ++ ++ jz_battery->cell = pdev->dev.platform_data; ++ ++ jz_battery->irq = platform_get_irq(pdev, 0); ++ if (jz_battery->irq < 0) { ++ ret = jz_battery->irq; ++ dev_err(&pdev->dev, "Failed to get platform irq: %d\n", ret); ++ goto err_free; ++ } ++ ++ jz_battery->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!jz_battery->mem) { ++ ret = -ENOENT; ++ dev_err(&pdev->dev, "Failed to get platform mmio resource\n"); ++ goto err_free; ++ } ++ ++ jz_battery->mem = request_mem_region(jz_battery->mem->start, ++ resource_size(jz_battery->mem), pdev->name); ++ if (!jz_battery->mem) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ goto err_free; ++ } ++ ++ jz_battery->base = ioremap_nocache(jz_battery->mem->start, ++ resource_size(jz_battery->mem)); ++ if (!jz_battery->base) { ++ ret = -EBUSY; ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ goto err_release_mem_region; ++ } ++ ++ battery = &jz_battery->battery; ++ battery->name = pdata->info.name; ++ battery->type = POWER_SUPPLY_TYPE_BATTERY; ++ battery->properties = jz_battery_properties; ++ battery->num_properties = ARRAY_SIZE(jz_battery_properties); ++ battery->get_property = jz_battery_get_property; ++ battery->external_power_changed = jz_battery_external_power_changed; ++ battery->use_for_apm = 1; ++ ++ jz_battery->pdata = pdata; ++ jz_battery->pdev = pdev; ++ ++ init_completion(&jz_battery->read_completion); ++ ++ INIT_DELAYED_WORK(&jz_battery->work, jz_battery_work); ++ ++ ret = request_irq(jz_battery->irq, jz_battery_irq_handler, 0, pdev->name, ++ jz_battery); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request irq %d\n", ret); ++ goto err_iounmap; ++ } ++ disable_irq(jz_battery->irq); ++ ++ if (gpio_is_valid(pdata->gpio_charge)) { ++ ret = gpio_request(pdata->gpio_charge, dev_name(&pdev->dev)); ++ if (ret) { ++ dev_err(&pdev->dev, "charger state gpio request failed.\n"); ++ goto err_free_irq; ++ } ++ ret = gpio_direction_input(pdata->gpio_charge); ++ if (ret) { ++ dev_err(&pdev->dev, "charger state gpio set direction failed.\n"); ++ goto err_free_gpio; ++ } ++ ++ jz_battery->charge_irq = gpio_to_irq(pdata->gpio_charge); ++ ++ if (jz_battery->charge_irq >= 0) { ++ ret = request_irq(jz_battery->charge_irq, ++ jz_battery_charge_irq, ++ IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING, ++ dev_name(&pdev->dev), jz_battery); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request charge irq: %d\n", ret); ++ goto err_free_gpio; ++ } ++ } ++ } else { ++ jz_battery->charge_irq = -1; ++ } ++ ++ if (jz_battery->pdata->info.voltage_max_design <= 2500000) ++ jz4740_adc_set_config(pdev->dev.parent, JZ_ADC_CONFIG_BAT_MB, ++ JZ_ADC_CONFIG_BAT_MB); ++ else ++ jz4740_adc_set_config(pdev->dev.parent, JZ_ADC_CONFIG_BAT_MB, 0); ++ ++ ret = power_supply_register(&pdev->dev, &jz_battery->battery); ++ if (ret) { ++ dev_err(&pdev->dev, "power supply battery register failed.\n"); ++ goto err_free_charge_irq; ++ } ++ ++ platform_set_drvdata(pdev, jz_battery); ++ schedule_delayed_work(&jz_battery->work, 0); ++ ++ return 0; ++ ++err_free_charge_irq: ++ if (jz_battery->charge_irq >= 0) ++ free_irq(jz_battery->charge_irq, jz_battery); ++err_free_gpio: ++ if (gpio_is_valid(pdata->gpio_charge)) ++ gpio_free(jz_battery->pdata->gpio_charge); ++err_free_irq: ++ free_irq(jz_battery->irq, jz_battery); ++err_iounmap: ++ platform_set_drvdata(pdev, NULL); ++ iounmap(jz_battery->base); ++err_release_mem_region: ++ release_mem_region(jz_battery->mem->start, resource_size(jz_battery->mem)); ++err_free: ++ kfree(jz_battery); ++ return ret; ++} ++ ++static int __devexit jz_battery_remove(struct platform_device *pdev) ++{ ++ struct jz_battery *jz_battery = platform_get_drvdata(pdev); ++ ++ cancel_delayed_work_sync(&jz_battery->work); ++ ++ if (gpio_is_valid(jz_battery->pdata->gpio_charge)) { ++ if (jz_battery->charge_irq >= 0) ++ free_irq(jz_battery->charge_irq, jz_battery); ++ gpio_free(jz_battery->pdata->gpio_charge); ++ } ++ ++ power_supply_unregister(&jz_battery->battery); ++ ++ free_irq(jz_battery->irq, jz_battery); ++ ++ iounmap(jz_battery->base); ++ release_mem_region(jz_battery->mem->start, resource_size(jz_battery->mem)); ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++static int jz_battery_suspend(struct device *dev) ++{ ++ struct jz_battery *jz_battery = dev_get_drvdata(dev); ++ ++ cancel_delayed_work_sync(&jz_battery->work); ++ jz_battery->status = POWER_SUPPLY_STATUS_UNKNOWN; ++ ++ return 0; ++} ++ ++static int jz_battery_resume(struct device *dev) ++{ ++ struct jz_battery *jz_battery = dev_get_drvdata(dev); ++ ++ schedule_delayed_work(&jz_battery->work, 0); ++ ++ return 0; ++} ++ ++static const struct dev_pm_ops jz_battery_pm_ops = { ++ .suspend = jz_battery_suspend, ++ .resume = jz_battery_resume, ++}; ++ ++#define JZ_BATTERY_PM_OPS (&jz_battery_pm_ops) ++#else ++#define JZ_BATTERY_PM_OPS NULL ++#endif ++ ++static struct platform_driver jz_battery_driver = { ++ .probe = jz_battery_probe, ++ .remove = __devexit_p(jz_battery_remove), ++ .driver = { ++ .name = "jz4740-battery", ++ .owner = THIS_MODULE, ++ .pm = JZ_BATTERY_PM_OPS, ++ }, ++}; ++ ++static int __init jz_battery_init(void) ++{ ++ return platform_driver_register(&jz_battery_driver); ++} ++module_init(jz_battery_init); ++ ++static void __exit jz_battery_exit(void) ++{ ++ platform_driver_unregister(&jz_battery_driver); ++} ++module_exit(jz_battery_exit); ++ ++MODULE_ALIAS("platform:jz4740-battery"); ++MODULE_LICENSE("GPL"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("JZ4740 SoC battery driver"); +--- /dev/null ++++ b/include/linux/power/jz4740-battery.h +@@ -0,0 +1,24 @@ ++/* ++ * Copyright (C) 2009, Jiejing Zhang <kzjeef@gmail.com> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __JZ4740_BATTERY_H ++#define __JZ4740_BATTERY_H ++ ++struct jz_battery_platform_data { ++ struct power_supply_info info; ++ int gpio_charge; /* GPIO port of Charger state */ ++ int gpio_charge_active_low; ++}; ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/060-jzcodec.patch b/target/linux/xburst/patches-2.6.35/060-jzcodec.patch new file mode 100644 index 0000000..b0d156a --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/060-jzcodec.patch @@ -0,0 +1,594 @@ +From 382d2274cfd8fc22064a33681e45668cfb6f91ad Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sun, 1 Aug 2010 21:14:09 +0200 +Subject: [PATCH] ASoC: Add JZ4740 codec driver + +This patch adds support for the JZ4740 internal codec. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Acked-by: Liam Girdwood <lrg@slimlogic.co.uk> +Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> +--- + sound/soc/codecs/Kconfig | 4 + + sound/soc/codecs/Makefile | 2 + + sound/soc/codecs/jz4740.c | 511 +++++++++++++++++++++++++++++++++++++++++++++ + sound/soc/codecs/jz4740.h | 20 ++ + 4 files changed, 537 insertions(+), 0 deletions(-) + create mode 100644 sound/soc/codecs/jz4740.c + create mode 100644 sound/soc/codecs/jz4740.h + +--- a/sound/soc/codecs/Kconfig ++++ b/sound/soc/codecs/Kconfig +@@ -23,6 +23,7 @@ config SND_SOC_ALL_CODECS + select SND_SOC_AK4671 if I2C + select SND_SOC_CQ0093VC if MFD_DAVINCI_VOICECODEC + select SND_SOC_CS4270 if I2C ++ select SND_SOC_JZ4740 if SOC_JZ4740 + select SND_SOC_MAX9877 if I2C + select SND_SOC_DA7210 if I2C + select SND_SOC_PCM3008 +@@ -138,6 +139,9 @@ config SND_SOC_CS4270_VD33_ERRATA + config SND_SOC_CX20442 + tristate + ++config SND_SOC_JZ4740_CODEC ++ tristate ++ + config SND_SOC_L3 + tristate + +--- a/sound/soc/codecs/Makefile ++++ b/sound/soc/codecs/Makefile +@@ -56,6 +56,7 @@ snd-soc-wm9705-objs := wm9705.o + snd-soc-wm9712-objs := wm9712.o + snd-soc-wm9713-objs := wm9713.o + snd-soc-wm-hubs-objs := wm_hubs.o ++snd-soc-jz4740-codec-objs := jz4740.o + + # Amp + snd-soc-max9877-objs := max9877.o +@@ -78,6 +79,7 @@ obj-$(CONFIG_SND_SOC_CS4270) += snd-soc- + obj-$(CONFIG_SND_SOC_CX20442) += snd-soc-cx20442.o + obj-$(CONFIG_SND_SOC_DA7210) += snd-soc-da7210.o + obj-$(CONFIG_SND_SOC_L3) += snd-soc-l3.o ++obj-$(CONFIG_SND_SOC_JZ4740_CODEC) += snd-soc-jz4740-codec.o + obj-$(CONFIG_SND_SOC_PCM3008) += snd-soc-pcm3008.o + obj-$(CONFIG_SND_SOC_SPDIF) += snd-soc-spdif.o + obj-$(CONFIG_SND_SOC_SSM2602) += snd-soc-ssm2602.o +--- /dev/null ++++ b/sound/soc/codecs/jz4740.c +@@ -0,0 +1,511 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/delay.h> ++ ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/pcm_params.h> ++#include <sound/initval.h> ++#include <sound/soc-dapm.h> ++#include <sound/soc.h> ++ ++#define JZ4740_REG_CODEC_1 0x0 ++#define JZ4740_REG_CODEC_2 0x1 ++ ++#define JZ4740_CODEC_1_LINE_ENABLE BIT(29) ++#define JZ4740_CODEC_1_MIC_ENABLE BIT(28) ++#define JZ4740_CODEC_1_SW1_ENABLE BIT(27) ++#define JZ4740_CODEC_1_ADC_ENABLE BIT(26) ++#define JZ4740_CODEC_1_SW2_ENABLE BIT(25) ++#define JZ4740_CODEC_1_DAC_ENABLE BIT(24) ++#define JZ4740_CODEC_1_VREF_DISABLE BIT(20) ++#define JZ4740_CODEC_1_VREF_AMP_DISABLE BIT(19) ++#define JZ4740_CODEC_1_VREF_PULLDOWN BIT(18) ++#define JZ4740_CODEC_1_VREF_LOW_CURRENT BIT(17) ++#define JZ4740_CODEC_1_VREF_HIGH_CURRENT BIT(16) ++#define JZ4740_CODEC_1_HEADPHONE_DISABLE BIT(14) ++#define JZ4740_CODEC_1_HEADPHONE_AMP_CHANGE_ANY BIT(13) ++#define JZ4740_CODEC_1_HEADPHONE_CHARGE BIT(12) ++#define JZ4740_CODEC_1_HEADPHONE_PULLDOWN (BIT(11) | BIT(10)) ++#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M BIT(9) ++#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN BIT(8) ++#define JZ4740_CODEC_1_SUSPEND BIT(1) ++#define JZ4740_CODEC_1_RESET BIT(0) ++ ++#define JZ4740_CODEC_1_LINE_ENABLE_OFFSET 29 ++#define JZ4740_CODEC_1_MIC_ENABLE_OFFSET 28 ++#define JZ4740_CODEC_1_SW1_ENABLE_OFFSET 27 ++#define JZ4740_CODEC_1_ADC_ENABLE_OFFSET 26 ++#define JZ4740_CODEC_1_SW2_ENABLE_OFFSET 25 ++#define JZ4740_CODEC_1_DAC_ENABLE_OFFSET 24 ++#define JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET 14 ++#define JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET 8 ++ ++#define JZ4740_CODEC_2_INPUT_VOLUME_MASK 0x1f0000 ++#define JZ4740_CODEC_2_SAMPLE_RATE_MASK 0x000f00 ++#define JZ4740_CODEC_2_MIC_BOOST_GAIN_MASK 0x000030 ++#define JZ4740_CODEC_2_HEADPHONE_VOLUME_MASK 0x000003 ++ ++#define JZ4740_CODEC_2_INPUT_VOLUME_OFFSET 16 ++#define JZ4740_CODEC_2_SAMPLE_RATE_OFFSET 8 ++#define JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET 4 ++#define JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET 0 ++ ++static const uint32_t jz4740_codec_regs[] = { ++ 0x021b2302, 0x00170803, ++}; ++ ++struct jz4740_codec { ++ void __iomem *base; ++ struct resource *mem; ++ ++ uint32_t reg_cache[2]; ++ struct snd_soc_codec codec; ++}; ++ ++static inline struct jz4740_codec *codec_to_jz4740(struct snd_soc_codec *codec) ++{ ++ return container_of(codec, struct jz4740_codec, codec); ++} ++ ++static unsigned int jz4740_codec_read(struct snd_soc_codec *codec, ++ unsigned int reg) ++{ ++ struct jz4740_codec *jz4740_codec = codec_to_jz4740(codec); ++ return readl(jz4740_codec->base + (reg << 2)); ++} ++ ++static int jz4740_codec_write(struct snd_soc_codec *codec, unsigned int reg, ++ unsigned int val) ++{ ++ struct jz4740_codec *jz4740_codec = codec_to_jz4740(codec); ++ ++ jz4740_codec->reg_cache[reg] = val; ++ writel(val, jz4740_codec->base + (reg << 2)); ++ ++ return 0; ++} ++ ++static const struct snd_kcontrol_new jz4740_codec_controls[] = { ++ SOC_SINGLE("Master Playback Volume", JZ4740_REG_CODEC_2, ++ JZ4740_CODEC_2_HEADPHONE_VOLUME_OFFSET, 3, 0), ++ SOC_SINGLE("Master Capture Volume", JZ4740_REG_CODEC_2, ++ JZ4740_CODEC_2_INPUT_VOLUME_OFFSET, 31, 0), ++ SOC_SINGLE("Master Playback Switch", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_HEADPHONE_DISABLE_OFFSET, 1, 1), ++ SOC_SINGLE("Mic Capture Volume", JZ4740_REG_CODEC_2, ++ JZ4740_CODEC_2_MIC_BOOST_GAIN_OFFSET, 3, 0), ++}; ++ ++static const struct snd_kcontrol_new jz4740_codec_output_controls[] = { ++ SOC_DAPM_SINGLE("Bypass Switch", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_SW1_ENABLE_OFFSET, 1, 0), ++ SOC_DAPM_SINGLE("DAC Switch", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_SW2_ENABLE_OFFSET, 1, 0), ++}; ++ ++static const struct snd_kcontrol_new jz4740_codec_input_controls[] = { ++ SOC_DAPM_SINGLE("Line Capture Switch", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_LINE_ENABLE_OFFSET, 1, 0), ++ SOC_DAPM_SINGLE("Mic Capture Switch", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_MIC_ENABLE_OFFSET, 1, 0), ++}; ++ ++static const struct snd_soc_dapm_widget jz4740_codec_dapm_widgets[] = { ++ SND_SOC_DAPM_ADC("ADC", "Capture", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_ADC_ENABLE_OFFSET, 0), ++ SND_SOC_DAPM_DAC("DAC", "Playback", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_DAC_ENABLE_OFFSET, 0), ++ ++ SND_SOC_DAPM_MIXER("Output Mixer", JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_OFFSET, 1, ++ jz4740_codec_output_controls, ++ ARRAY_SIZE(jz4740_codec_output_controls)), ++ ++ SND_SOC_DAPM_MIXER_NAMED_CTL("Input Mixer", SND_SOC_NOPM, 0, 0, ++ jz4740_codec_input_controls, ++ ARRAY_SIZE(jz4740_codec_input_controls)), ++ SND_SOC_DAPM_MIXER("Line Input", SND_SOC_NOPM, 0, 0, NULL, 0), ++ ++ SND_SOC_DAPM_OUTPUT("LOUT"), ++ SND_SOC_DAPM_OUTPUT("ROUT"), ++ ++ SND_SOC_DAPM_INPUT("MIC"), ++ SND_SOC_DAPM_INPUT("LIN"), ++ SND_SOC_DAPM_INPUT("RIN"), ++}; ++ ++static const struct snd_soc_dapm_route jz4740_codec_dapm_routes[] = { ++ {"Line Input", NULL, "LIN"}, ++ {"Line Input", NULL, "RIN"}, ++ ++ {"Input Mixer", "Line Capture Switch", "Line Input"}, ++ {"Input Mixer", "Mic Capture Switch", "MIC"}, ++ ++ {"ADC", NULL, "Input Mixer"}, ++ ++ {"Output Mixer", "Bypass Switch", "Input Mixer"}, ++ {"Output Mixer", "DAC Switch", "DAC"}, ++ ++ {"LOUT", NULL, "Output Mixer"}, ++ {"ROUT", NULL, "Output Mixer"}, ++}; ++ ++static int jz4740_codec_hw_params(struct snd_pcm_substream *substream, ++ struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) ++{ ++ uint32_t val; ++ struct snd_soc_pcm_runtime *rtd = substream->private_data; ++ struct snd_soc_device *socdev = rtd->socdev; ++ struct snd_soc_codec *codec = socdev->card->codec; ++ ++ switch (params_rate(params)) { ++ case 8000: ++ val = 0; ++ break; ++ case 11025: ++ val = 1; ++ break; ++ case 12000: ++ val = 2; ++ break; ++ case 16000: ++ val = 3; ++ break; ++ case 22050: ++ val = 4; ++ break; ++ case 24000: ++ val = 5; ++ break; ++ case 32000: ++ val = 6; ++ break; ++ case 44100: ++ val = 7; ++ break; ++ case 48000: ++ val = 8; ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ val <<= JZ4740_CODEC_2_SAMPLE_RATE_OFFSET; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_2, ++ JZ4740_CODEC_2_SAMPLE_RATE_MASK, val); ++ ++ return 0; ++} ++ ++static struct snd_soc_dai_ops jz4740_codec_dai_ops = { ++ .hw_params = jz4740_codec_hw_params, ++}; ++ ++struct snd_soc_dai jz4740_codec_dai = { ++ .name = "jz4740", ++ .playback = { ++ .stream_name = "Playback", ++ .channels_min = 2, ++ .channels_max = 2, ++ .rates = SNDRV_PCM_RATE_8000_48000, ++ .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8, ++ }, ++ .capture = { ++ .stream_name = "Capture", ++ .channels_min = 2, ++ .channels_max = 2, ++ .rates = SNDRV_PCM_RATE_8000_48000, ++ .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8, ++ }, ++ .ops = &jz4740_codec_dai_ops, ++ .symmetric_rates = 1, ++}; ++EXPORT_SYMBOL_GPL(jz4740_codec_dai); ++ ++static void jz4740_codec_wakeup(struct snd_soc_codec *codec) ++{ ++ int i; ++ uint32_t *cache = codec->reg_cache; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_RESET, JZ4740_CODEC_1_RESET); ++ udelay(2); ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_SUSPEND | JZ4740_CODEC_1_RESET, 0); ++ ++ for (i = 0; i < ARRAY_SIZE(jz4740_codec_regs); ++i) ++ jz4740_codec_write(codec, i, cache[i]); ++} ++ ++static int jz4740_codec_set_bias_level(struct snd_soc_codec *codec, ++ enum snd_soc_bias_level level) ++{ ++ unsigned int mask; ++ unsigned int value; ++ ++ switch (level) { ++ case SND_SOC_BIAS_ON: ++ break; ++ case SND_SOC_BIAS_PREPARE: ++ mask = JZ4740_CODEC_1_VREF_DISABLE | ++ JZ4740_CODEC_1_VREF_AMP_DISABLE | ++ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; ++ value = 0; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value); ++ break; ++ case SND_SOC_BIAS_STANDBY: ++ /* The only way to clear the suspend flag is to reset the codec */ ++ if (codec->bias_level == SND_SOC_BIAS_OFF) ++ jz4740_codec_wakeup(codec); ++ ++ mask = JZ4740_CODEC_1_VREF_DISABLE | ++ JZ4740_CODEC_1_VREF_AMP_DISABLE | ++ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; ++ value = JZ4740_CODEC_1_VREF_DISABLE | ++ JZ4740_CODEC_1_VREF_AMP_DISABLE | ++ JZ4740_CODEC_1_HEADPHONE_POWERDOWN_M; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value); ++ break; ++ case SND_SOC_BIAS_OFF: ++ mask = JZ4740_CODEC_1_SUSPEND; ++ value = JZ4740_CODEC_1_SUSPEND; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, mask, value); ++ break; ++ default: ++ break; ++ } ++ ++ codec->bias_level = level; ++ ++ return 0; ++} ++ ++static struct snd_soc_codec *jz4740_codec_codec; ++ ++static int jz4740_codec_dev_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct snd_soc_device *socdev = platform_get_drvdata(pdev); ++ struct snd_soc_codec *codec = jz4740_codec_codec; ++ ++ BUG_ON(!codec); ++ ++ socdev->card->codec = codec; ++ ++ ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to create pcms: %d\n", ret); ++ return ret; ++ } ++ ++ snd_soc_add_controls(codec, jz4740_codec_controls, ++ ARRAY_SIZE(jz4740_codec_controls)); ++ ++ snd_soc_dapm_new_controls(codec, jz4740_codec_dapm_widgets, ++ ARRAY_SIZE(jz4740_codec_dapm_widgets)); ++ ++ snd_soc_dapm_add_routes(codec, jz4740_codec_dapm_routes, ++ ARRAY_SIZE(jz4740_codec_dapm_routes)); ++ ++ snd_soc_dapm_new_widgets(codec); ++ ++ return 0; ++} ++ ++static int jz4740_codec_dev_remove(struct platform_device *pdev) ++{ ++ struct snd_soc_device *socdev = platform_get_drvdata(pdev); ++ ++ snd_soc_free_pcms(socdev); ++ snd_soc_dapm_free(socdev); ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM_SLEEP ++ ++static int jz4740_codec_suspend(struct platform_device *pdev, pm_message_t state) ++{ ++ struct snd_soc_device *socdev = platform_get_drvdata(pdev); ++ struct snd_soc_codec *codec = socdev->card->codec; ++ ++ return jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_OFF); ++} ++ ++static int jz4740_codec_resume(struct platform_device *pdev) ++{ ++ struct snd_soc_device *socdev = platform_get_drvdata(pdev); ++ struct snd_soc_codec *codec = socdev->card->codec; ++ ++ return jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_STANDBY); ++} ++ ++#else ++#define jz4740_codec_suspend NULL ++#define jz4740_codec_resume NULL ++#endif ++ ++struct snd_soc_codec_device soc_codec_dev_jz4740_codec = { ++ .probe = jz4740_codec_dev_probe, ++ .remove = jz4740_codec_dev_remove, ++ .suspend = jz4740_codec_suspend, ++ .resume = jz4740_codec_resume, ++}; ++EXPORT_SYMBOL_GPL(soc_codec_dev_jz4740_codec); ++ ++static int __devinit jz4740_codec_probe(struct platform_device *pdev) ++{ ++ int ret; ++ struct jz4740_codec *jz4740_codec; ++ struct snd_soc_codec *codec; ++ struct resource *mem; ++ ++ jz4740_codec = kzalloc(sizeof(*jz4740_codec), GFP_KERNEL); ++ if (!jz4740_codec) ++ return -ENOMEM; ++ ++ mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!mem) { ++ dev_err(&pdev->dev, "Failed to get mmio memory resource\n"); ++ ret = -ENOENT; ++ goto err_free_codec; ++ } ++ ++ mem = request_mem_region(mem->start, resource_size(mem), pdev->name); ++ if (!mem) { ++ dev_err(&pdev->dev, "Failed to request mmio memory region\n"); ++ ret = -EBUSY; ++ goto err_free_codec; ++ } ++ ++ jz4740_codec->base = ioremap(mem->start, resource_size(mem)); ++ if (!jz4740_codec->base) { ++ dev_err(&pdev->dev, "Failed to ioremap mmio memory\n"); ++ ret = -EBUSY; ++ goto err_release_mem_region; ++ } ++ jz4740_codec->mem = mem; ++ ++ jz4740_codec_dai.dev = &pdev->dev; ++ ++ codec = &jz4740_codec->codec; ++ ++ codec->dev = &pdev->dev; ++ codec->name = "jz4740"; ++ codec->owner = THIS_MODULE; ++ ++ codec->read = jz4740_codec_read; ++ codec->write = jz4740_codec_write; ++ codec->set_bias_level = jz4740_codec_set_bias_level; ++ codec->bias_level = SND_SOC_BIAS_OFF; ++ ++ codec->dai = &jz4740_codec_dai; ++ codec->num_dai = 1; ++ ++ codec->reg_cache = jz4740_codec->reg_cache; ++ codec->reg_cache_size = 2; ++ memcpy(codec->reg_cache, jz4740_codec_regs, sizeof(jz4740_codec_regs)); ++ ++ mutex_init(&codec->mutex); ++ INIT_LIST_HEAD(&codec->dapm_widgets); ++ INIT_LIST_HEAD(&codec->dapm_paths); ++ ++ jz4740_codec_codec = codec; ++ ++ snd_soc_update_bits(codec, JZ4740_REG_CODEC_1, ++ JZ4740_CODEC_1_SW2_ENABLE, JZ4740_CODEC_1_SW2_ENABLE); ++ ++ platform_set_drvdata(pdev, jz4740_codec); ++ ++ ret = snd_soc_register_codec(codec); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to register codec\n"); ++ goto err_iounmap; ++ } ++ ++ ret = snd_soc_register_dai(&jz4740_codec_dai); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to register codec dai\n"); ++ goto err_unregister_codec; ++ } ++ ++ jz4740_codec_set_bias_level(codec, SND_SOC_BIAS_STANDBY); ++ ++ return 0; ++ ++err_unregister_codec: ++ snd_soc_unregister_codec(codec); ++err_iounmap: ++ iounmap(jz4740_codec->base); ++err_release_mem_region: ++ release_mem_region(mem->start, resource_size(mem)); ++err_free_codec: ++ kfree(jz4740_codec); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_codec_remove(struct platform_device *pdev) ++{ ++ struct jz4740_codec *jz4740_codec = platform_get_drvdata(pdev); ++ struct resource *mem = jz4740_codec->mem; ++ ++ snd_soc_unregister_dai(&jz4740_codec_dai); ++ snd_soc_unregister_codec(&jz4740_codec->codec); ++ ++ iounmap(jz4740_codec->base); ++ release_mem_region(mem->start, resource_size(mem)); ++ ++ platform_set_drvdata(pdev, NULL); ++ kfree(jz4740_codec); ++ ++ return 0; ++} ++ ++static struct platform_driver jz4740_codec_driver = { ++ .probe = jz4740_codec_probe, ++ .remove = __devexit_p(jz4740_codec_remove), ++ .driver = { ++ .name = "jz4740-codec", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_codec_init(void) ++{ ++ return platform_driver_register(&jz4740_codec_driver); ++} ++module_init(jz4740_codec_init); ++ ++static void __exit jz4740_codec_exit(void) ++{ ++ platform_driver_unregister(&jz4740_codec_driver); ++} ++module_exit(jz4740_codec_exit); ++ ++MODULE_DESCRIPTION("JZ4740 SoC internal codec driver"); ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_LICENSE("GPL v2"); ++MODULE_ALIAS("platform:jz4740-codec"); +--- /dev/null ++++ b/sound/soc/codecs/jz4740.h +@@ -0,0 +1,20 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __SND_SOC_CODECS_JZ4740_CODEC_H__ ++#define __SND_SOC_CODECS_JZ4740_CODEC_H__ ++ ++extern struct snd_soc_dai jz4740_codec_dai; ++extern struct snd_soc_codec_device soc_codec_dev_jz4740_codec; ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/061-asoc.patch b/target/linux/xburst/patches-2.6.35/061-asoc.patch new file mode 100644 index 0000000..9144299 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/061-asoc.patch @@ -0,0 +1,1038 @@ +From def17bc36684a36ca60211759c84bcc43f4f385a Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 16:50:37 +0200 +Subject: [PATCH] ASoC: Add JZ4740 ASoC support + +This patch adds ASoC support for JZ4740 SoCs I2S module. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Acked-by: Liam Girdwood <lrg@slimlogic.co.uk> +Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> +--- + sound/soc/Kconfig | 1 + + sound/soc/Makefile | 1 + + sound/soc/jz4740/Kconfig | 14 + + sound/soc/jz4740/Makefile | 9 + + sound/soc/jz4740/jz4740-i2s.c | 540 +++++++++++++++++++++++++++++++++++++++++ + sound/soc/jz4740/jz4740-i2s.h | 18 ++ + sound/soc/jz4740/jz4740-pcm.c | 373 ++++++++++++++++++++++++++++ + sound/soc/jz4740/jz4740-pcm.h | 22 ++ + 8 files changed, 978 insertions(+), 0 deletions(-) + create mode 100644 sound/soc/jz4740/Kconfig + create mode 100644 sound/soc/jz4740/Makefile + create mode 100644 sound/soc/jz4740/jz4740-i2s.c + create mode 100644 sound/soc/jz4740/jz4740-i2s.h + create mode 100644 sound/soc/jz4740/jz4740-pcm.c + create mode 100644 sound/soc/jz4740/jz4740-pcm.h + +--- a/sound/soc/Kconfig ++++ b/sound/soc/Kconfig +@@ -36,6 +36,7 @@ source "sound/soc/s3c24xx/Kconfig" + source "sound/soc/s6000/Kconfig" + source "sound/soc/sh/Kconfig" + source "sound/soc/txx9/Kconfig" ++source "sound/soc/jz4740/Kconfig" + + # Supported codecs + source "sound/soc/codecs/Kconfig" +--- a/sound/soc/Makefile ++++ b/sound/soc/Makefile +@@ -14,3 +14,4 @@ obj-$(CONFIG_SND_SOC) += s3c24xx/ + obj-$(CONFIG_SND_SOC) += s6000/ + obj-$(CONFIG_SND_SOC) += sh/ + obj-$(CONFIG_SND_SOC) += txx9/ ++obj-$(CONFIG_SND_SOC) += jz4740/ +--- /dev/null ++++ b/sound/soc/jz4740/Kconfig +@@ -0,0 +1,14 @@ ++config SND_JZ4740_SOC ++ tristate "SoC Audio for Ingenic JZ4740 SoC" ++ depends on MACH_JZ4740 && SND_SOC ++ help ++ Say Y or M if you want to add support for codecs attached to ++ the JZ4740 I2S interface. You will also need to select the audio ++ interfaces to support below. ++ ++config SND_JZ4740_SOC_I2S ++ depends on SND_JZ4740_SOC ++ tristate "SoC Audio (I2S protocol) for Ingenic JZ4740 SoC" ++ help ++ Say Y if you want to use I2S protocol and I2S codec on Ingenic JZ4740 ++ based boards. +--- /dev/null ++++ b/sound/soc/jz4740/Makefile +@@ -0,0 +1,9 @@ ++# ++# Jz4740 Platform Support ++# ++snd-soc-jz4740-objs := jz4740-pcm.o ++snd-soc-jz4740-i2s-objs := jz4740-i2s.o ++ ++obj-$(CONFIG_SND_JZ4740_SOC) += snd-soc-jz4740.o ++obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd-soc-jz4740-i2s.o ++ +--- /dev/null ++++ b/sound/soc/jz4740/jz4740-i2s.c +@@ -0,0 +1,540 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/init.h> ++#include <linux/io.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/clk.h> ++#include <linux/delay.h> ++ ++#include <linux/dma-mapping.h> ++ ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/pcm_params.h> ++#include <sound/soc.h> ++#include <sound/soc-dapm.h> ++#include <sound/initval.h> ++ ++#include "jz4740-i2s.h" ++#include "jz4740-pcm.h" ++ ++#define JZ_REG_AIC_CONF 0x00 ++#define JZ_REG_AIC_CTRL 0x04 ++#define JZ_REG_AIC_I2S_FMT 0x10 ++#define JZ_REG_AIC_FIFO_STATUS 0x14 ++#define JZ_REG_AIC_I2S_STATUS 0x1c ++#define JZ_REG_AIC_CLK_DIV 0x30 ++#define JZ_REG_AIC_FIFO 0x34 ++ ++#define JZ_AIC_CONF_FIFO_RX_THRESHOLD_MASK (0xf << 12) ++#define JZ_AIC_CONF_FIFO_TX_THRESHOLD_MASK (0xf << 8) ++#define JZ_AIC_CONF_OVERFLOW_PLAY_LAST BIT(6) ++#define JZ_AIC_CONF_INTERNAL_CODEC BIT(5) ++#define JZ_AIC_CONF_I2S BIT(4) ++#define JZ_AIC_CONF_RESET BIT(3) ++#define JZ_AIC_CONF_BIT_CLK_MASTER BIT(2) ++#define JZ_AIC_CONF_SYNC_CLK_MASTER BIT(1) ++#define JZ_AIC_CONF_ENABLE BIT(0) ++ ++#define JZ_AIC_CONF_FIFO_RX_THRESHOLD_OFFSET 12 ++#define JZ_AIC_CONF_FIFO_TX_THRESHOLD_OFFSET 8 ++ ++#define JZ_AIC_CTRL_OUTPUT_SAMPLE_SIZE_MASK (0x7 << 19) ++#define JZ_AIC_CTRL_INPUT_SAMPLE_SIZE_MASK (0x7 << 16) ++#define JZ_AIC_CTRL_ENABLE_RX_DMA BIT(15) ++#define JZ_AIC_CTRL_ENABLE_TX_DMA BIT(14) ++#define JZ_AIC_CTRL_MONO_TO_STEREO BIT(11) ++#define JZ_AIC_CTRL_SWITCH_ENDIANNESS BIT(10) ++#define JZ_AIC_CTRL_SIGNED_TO_UNSIGNED BIT(9) ++#define JZ_AIC_CTRL_FLUSH BIT(8) ++#define JZ_AIC_CTRL_ENABLE_ROR_INT BIT(6) ++#define JZ_AIC_CTRL_ENABLE_TUR_INT BIT(5) ++#define JZ_AIC_CTRL_ENABLE_RFS_INT BIT(4) ++#define JZ_AIC_CTRL_ENABLE_TFS_INT BIT(3) ++#define JZ_AIC_CTRL_ENABLE_LOOPBACK BIT(2) ++#define JZ_AIC_CTRL_ENABLE_PLAYBACK BIT(1) ++#define JZ_AIC_CTRL_ENABLE_CAPTURE BIT(0) ++ ++#define JZ_AIC_CTRL_OUTPUT_SAMPLE_SIZE_OFFSET 19 ++#define JZ_AIC_CTRL_INPUT_SAMPLE_SIZE_OFFSET 16 ++ ++#define JZ_AIC_I2S_FMT_DISABLE_BIT_CLK BIT(12) ++#define JZ_AIC_I2S_FMT_ENABLE_SYS_CLK BIT(4) ++#define JZ_AIC_I2S_FMT_MSB BIT(0) ++ ++#define JZ_AIC_I2S_STATUS_BUSY BIT(2) ++ ++#define JZ_AIC_CLK_DIV_MASK 0xf ++ ++struct jz4740_i2s { ++ struct resource *mem; ++ void __iomem *base; ++ dma_addr_t phys_base; ++ ++ struct clk *clk_aic; ++ struct clk *clk_i2s; ++ ++ struct jz4740_pcm_config pcm_config_playback; ++ struct jz4740_pcm_config pcm_config_capture; ++}; ++ ++static inline uint32_t jz4740_i2s_read(const struct jz4740_i2s *i2s, ++ unsigned int reg) ++{ ++ return readl(i2s->base + reg); ++} ++ ++static inline void jz4740_i2s_write(const struct jz4740_i2s *i2s, ++ unsigned int reg, uint32_t value) ++{ ++ writel(value, i2s->base + reg); ++} ++ ++static inline struct jz4740_i2s *jz4740_dai_to_i2s(struct snd_soc_dai *dai) ++{ ++ return dai->private_data; ++} ++ ++static int jz4740_i2s_startup(struct snd_pcm_substream *substream, ++ struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ uint32_t conf, ctrl; ++ ++ if (dai->active) ++ return 0; ++ ++ ctrl = jz4740_i2s_read(i2s, JZ_REG_AIC_CTRL); ++ ctrl |= JZ_AIC_CTRL_FLUSH; ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CTRL, ctrl); ++ ++ clk_enable(i2s->clk_i2s); ++ ++ conf = jz4740_i2s_read(i2s, JZ_REG_AIC_CONF); ++ conf |= JZ_AIC_CONF_ENABLE; ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ ++ return 0; ++} ++ ++static void jz4740_i2s_shutdown(struct snd_pcm_substream *substream, ++ struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ uint32_t conf; ++ ++ if (!dai->active) ++ return; ++ ++ conf = jz4740_i2s_read(i2s, JZ_REG_AIC_CONF); ++ conf &= ~JZ_AIC_CONF_ENABLE; ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ ++ clk_disable(i2s->clk_i2s); ++} ++ ++static int jz4740_i2s_trigger(struct snd_pcm_substream *substream, int cmd, ++ struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ ++ uint32_t ctrl; ++ uint32_t mask; ++ ++ if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) ++ mask = JZ_AIC_CTRL_ENABLE_PLAYBACK | JZ_AIC_CTRL_ENABLE_TX_DMA; ++ else ++ mask = JZ_AIC_CTRL_ENABLE_CAPTURE | JZ_AIC_CTRL_ENABLE_RX_DMA; ++ ++ ctrl = jz4740_i2s_read(i2s, JZ_REG_AIC_CTRL); ++ ++ switch (cmd) { ++ case SNDRV_PCM_TRIGGER_START: ++ case SNDRV_PCM_TRIGGER_RESUME: ++ case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: ++ ctrl |= mask; ++ break; ++ case SNDRV_PCM_TRIGGER_STOP: ++ case SNDRV_PCM_TRIGGER_SUSPEND: ++ case SNDRV_PCM_TRIGGER_PAUSE_PUSH: ++ ctrl &= ~mask; ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CTRL, ctrl); ++ ++ return 0; ++} ++ ++static int jz4740_i2s_set_fmt(struct snd_soc_dai *dai, unsigned int fmt) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ ++ uint32_t format = 0; ++ uint32_t conf; ++ ++ conf = jz4740_i2s_read(i2s, JZ_REG_AIC_CONF); ++ ++ conf &= ~(JZ_AIC_CONF_BIT_CLK_MASTER | JZ_AIC_CONF_SYNC_CLK_MASTER); ++ ++ switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { ++ case SND_SOC_DAIFMT_CBS_CFS: ++ conf |= JZ_AIC_CONF_BIT_CLK_MASTER | JZ_AIC_CONF_SYNC_CLK_MASTER; ++ format |= JZ_AIC_I2S_FMT_ENABLE_SYS_CLK; ++ break; ++ case SND_SOC_DAIFMT_CBM_CFS: ++ conf |= JZ_AIC_CONF_SYNC_CLK_MASTER; ++ break; ++ case SND_SOC_DAIFMT_CBS_CFM: ++ conf |= JZ_AIC_CONF_BIT_CLK_MASTER; ++ break; ++ case SND_SOC_DAIFMT_CBM_CFM: ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { ++ case SND_SOC_DAIFMT_MSB: ++ format |= JZ_AIC_I2S_FMT_MSB; ++ break; ++ case SND_SOC_DAIFMT_I2S: ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ switch (fmt & SND_SOC_DAIFMT_INV_MASK) { ++ case SND_SOC_DAIFMT_NB_NF: ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ jz4740_i2s_write(i2s, JZ_REG_AIC_I2S_FMT, format); ++ ++ return 0; ++} ++ ++static int jz4740_i2s_hw_params(struct snd_pcm_substream *substream, ++ struct snd_pcm_hw_params *params, struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ enum jz4740_dma_width dma_width; ++ struct jz4740_pcm_config *pcm_config; ++ unsigned int sample_size; ++ uint32_t ctrl; ++ ++ ctrl = jz4740_i2s_read(i2s, JZ_REG_AIC_CTRL); ++ ++ switch (params_format(params)) { ++ case SNDRV_PCM_FORMAT_S8: ++ sample_size = 0; ++ dma_width = JZ4740_DMA_WIDTH_8BIT; ++ break; ++ case SNDRV_PCM_FORMAT_S16: ++ sample_size = 1; ++ dma_width = JZ4740_DMA_WIDTH_16BIT; ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { ++ ctrl &= ~JZ_AIC_CTRL_OUTPUT_SAMPLE_SIZE_MASK; ++ ctrl |= sample_size << JZ_AIC_CTRL_OUTPUT_SAMPLE_SIZE_OFFSET; ++ if (params_channels(params) == 1) ++ ctrl |= JZ_AIC_CTRL_MONO_TO_STEREO; ++ else ++ ctrl &= ~JZ_AIC_CTRL_MONO_TO_STEREO; ++ ++ pcm_config = &i2s->pcm_config_playback; ++ pcm_config->dma_config.dst_width = dma_width; ++ ++ } else { ++ ctrl &= ~JZ_AIC_CTRL_INPUT_SAMPLE_SIZE_MASK; ++ ctrl |= sample_size << JZ_AIC_CTRL_INPUT_SAMPLE_SIZE_OFFSET; ++ ++ pcm_config = &i2s->pcm_config_capture; ++ pcm_config->dma_config.src_width = dma_width; ++ } ++ ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CTRL, ctrl); ++ ++ snd_soc_dai_set_dma_data(dai, substream, pcm_config); ++ ++ return 0; ++} ++ ++static int jz4740_i2s_set_sysclk(struct snd_soc_dai *dai, int clk_id, ++ unsigned int freq, int dir) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ struct clk *parent; ++ int ret = 0; ++ ++ switch (clk_id) { ++ case JZ4740_I2S_CLKSRC_EXT: ++ parent = clk_get(NULL, "ext"); ++ clk_set_parent(i2s->clk_i2s, parent); ++ break; ++ case JZ4740_I2S_CLKSRC_PLL: ++ parent = clk_get(NULL, "pll half"); ++ clk_set_parent(i2s->clk_i2s, parent); ++ ret = clk_set_rate(i2s->clk_i2s, freq); ++ break; ++ default: ++ return -EINVAL; ++ } ++ clk_put(parent); ++ ++ return ret; ++} ++ ++static int jz4740_i2s_suspend(struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ uint32_t conf; ++ ++ if (dai->active) { ++ conf = jz4740_i2s_read(i2s, JZ_REG_AIC_CONF); ++ conf &= ~JZ_AIC_CONF_ENABLE; ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ ++ clk_disable(i2s->clk_i2s); ++ } ++ ++ clk_disable(i2s->clk_aic); ++ ++ return 0; ++} ++ ++static int jz4740_i2s_resume(struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ uint32_t conf; ++ ++ clk_enable(i2s->clk_aic); ++ ++ if (dai->active) { ++ clk_enable(i2s->clk_i2s); ++ ++ conf = jz4740_i2s_read(i2s, JZ_REG_AIC_CONF); ++ conf |= JZ_AIC_CONF_ENABLE; ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ } ++ ++ return 0; ++} ++ ++static int jz4740_i2s_probe(struct platform_device *pdev, struct snd_soc_dai *dai) ++{ ++ struct jz4740_i2s *i2s = jz4740_dai_to_i2s(dai); ++ uint32_t conf; ++ ++ conf = (7 << JZ_AIC_CONF_FIFO_RX_THRESHOLD_OFFSET) | ++ (8 << JZ_AIC_CONF_FIFO_TX_THRESHOLD_OFFSET) | ++ JZ_AIC_CONF_OVERFLOW_PLAY_LAST | ++ JZ_AIC_CONF_I2S | ++ JZ_AIC_CONF_INTERNAL_CODEC; ++ ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, JZ_AIC_CONF_RESET); ++ jz4740_i2s_write(i2s, JZ_REG_AIC_CONF, conf); ++ ++ return 0; ++} ++ ++static struct snd_soc_dai_ops jz4740_i2s_dai_ops = { ++ .startup = jz4740_i2s_startup, ++ .shutdown = jz4740_i2s_shutdown, ++ .trigger = jz4740_i2s_trigger, ++ .hw_params = jz4740_i2s_hw_params, ++ .set_fmt = jz4740_i2s_set_fmt, ++ .set_sysclk = jz4740_i2s_set_sysclk, ++}; ++ ++#define JZ4740_I2S_FMTS (SNDRV_PCM_FMTBIT_S8 | \ ++ SNDRV_PCM_FMTBIT_S16_LE) ++ ++struct snd_soc_dai jz4740_i2s_dai = { ++ .name = "jz4740-i2s", ++ .probe = jz4740_i2s_probe, ++ .playback = { ++ .channels_min = 1, ++ .channels_max = 2, ++ .rates = SNDRV_PCM_RATE_8000_48000, ++ .formats = JZ4740_I2S_FMTS, ++ }, ++ .capture = { ++ .channels_min = 2, ++ .channels_max = 2, ++ .rates = SNDRV_PCM_RATE_8000_48000, ++ .formats = JZ4740_I2S_FMTS, ++ }, ++ .symmetric_rates = 1, ++ .ops = &jz4740_i2s_dai_ops, ++ .suspend = jz4740_i2s_suspend, ++ .resume = jz4740_i2s_resume, ++}; ++EXPORT_SYMBOL_GPL(jz4740_i2s_dai); ++ ++static void __devinit jz4740_i2c_init_pcm_config(struct jz4740_i2s *i2s) ++{ ++ struct jz4740_dma_config *dma_config; ++ ++ /* Playback */ ++ dma_config = &i2s->pcm_config_playback.dma_config; ++ dma_config->src_width = JZ4740_DMA_WIDTH_32BIT, ++ dma_config->transfer_size = JZ4740_DMA_TRANSFER_SIZE_16BYTE; ++ dma_config->request_type = JZ4740_DMA_TYPE_AIC_TRANSMIT; ++ dma_config->flags = JZ4740_DMA_SRC_AUTOINC; ++ dma_config->mode = JZ4740_DMA_MODE_SINGLE; ++ i2s->pcm_config_playback.fifo_addr = i2s->phys_base + JZ_REG_AIC_FIFO; ++ ++ /* Capture */ ++ dma_config = &i2s->pcm_config_capture.dma_config; ++ dma_config->dst_width = JZ4740_DMA_WIDTH_32BIT, ++ dma_config->transfer_size = JZ4740_DMA_TRANSFER_SIZE_16BYTE; ++ dma_config->request_type = JZ4740_DMA_TYPE_AIC_RECEIVE; ++ dma_config->flags = JZ4740_DMA_DST_AUTOINC; ++ dma_config->mode = JZ4740_DMA_MODE_SINGLE; ++ i2s->pcm_config_capture.fifo_addr = i2s->phys_base + JZ_REG_AIC_FIFO; ++} ++ ++static int __devinit jz4740_i2s_dev_probe(struct platform_device *pdev) ++{ ++ struct jz4740_i2s *i2s; ++ int ret; ++ ++ i2s = kzalloc(sizeof(*i2s), GFP_KERNEL); ++ ++ if (!i2s) ++ return -ENOMEM; ++ ++ i2s->mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); ++ if (!i2s->mem) { ++ ret = -ENOENT; ++ goto err_free; ++ } ++ ++ i2s->mem = request_mem_region(i2s->mem->start, resource_size(i2s->mem), ++ pdev->name); ++ if (!i2s->mem) { ++ ret = -EBUSY; ++ goto err_free; ++ } ++ ++ i2s->base = ioremap_nocache(i2s->mem->start, resource_size(i2s->mem)); ++ if (!i2s->base) { ++ ret = -EBUSY; ++ goto err_release_mem_region; ++ } ++ ++ i2s->phys_base = i2s->mem->start; ++ ++ i2s->clk_aic = clk_get(&pdev->dev, "aic"); ++ if (IS_ERR(i2s->clk_aic)) { ++ ret = PTR_ERR(i2s->clk_aic); ++ goto err_iounmap; ++ } ++ ++ i2s->clk_i2s = clk_get(&pdev->dev, "i2s"); ++ if (IS_ERR(i2s->clk_i2s)) { ++ ret = PTR_ERR(i2s->clk_i2s); ++ goto err_clk_put_aic; ++ } ++ ++ clk_enable(i2s->clk_aic); ++ ++ jz4740_i2c_init_pcm_config(i2s); ++ ++ jz4740_i2s_dai.private_data = i2s; ++ ret = snd_soc_register_dai(&jz4740_i2s_dai); ++ ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to register DAI\n"); ++ goto err_clk_put_i2s; ++ } ++ ++ platform_set_drvdata(pdev, i2s); ++ ++ return 0; ++ ++err_clk_put_i2s: ++ clk_disable(i2s->clk_aic); ++ clk_put(i2s->clk_i2s); ++err_clk_put_aic: ++ clk_put(i2s->clk_aic); ++err_iounmap: ++ iounmap(i2s->base); ++err_release_mem_region: ++ release_mem_region(i2s->mem->start, resource_size(i2s->mem)); ++err_free: ++ kfree(i2s); ++ ++ return ret; ++} ++ ++static int __devexit jz4740_i2s_dev_remove(struct platform_device *pdev) ++{ ++ struct jz4740_i2s *i2s = platform_get_drvdata(pdev); ++ ++ snd_soc_unregister_dai(&jz4740_i2s_dai); ++ ++ clk_disable(i2s->clk_aic); ++ clk_put(i2s->clk_i2s); ++ clk_put(i2s->clk_aic); ++ ++ iounmap(i2s->base); ++ release_mem_region(i2s->mem->start, resource_size(i2s->mem)); ++ ++ platform_set_drvdata(pdev, NULL); ++ kfree(i2s); ++ ++ return 0; ++} ++ ++static struct platform_driver jz4740_i2s_driver = { ++ .probe = jz4740_i2s_dev_probe, ++ .remove = __devexit_p(jz4740_i2s_dev_remove), ++ .driver = { ++ .name = "jz4740-i2s", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_i2s_init(void) ++{ ++ return platform_driver_register(&jz4740_i2s_driver); ++} ++module_init(jz4740_i2s_init); ++ ++static void __exit jz4740_i2s_exit(void) ++{ ++ platform_driver_unregister(&jz4740_i2s_driver); ++} ++module_exit(jz4740_i2s_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen, <lars@metafoo.de>"); ++MODULE_DESCRIPTION("Ingenic JZ4740 SoC I2S driver"); ++MODULE_LICENSE("GPL"); ++MODULE_ALIAS("platform:jz4740-i2s"); +--- /dev/null ++++ b/sound/soc/jz4740/jz4740-i2s.h +@@ -0,0 +1,18 @@ ++/* ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ */ ++ ++#ifndef _JZ4740_I2S_H ++#define _JZ4740_I2S_H ++ ++/* I2S clock source */ ++#define JZ4740_I2S_CLKSRC_EXT 0 ++#define JZ4740_I2S_CLKSRC_PLL 1 ++ ++#define JZ4740_I2S_BIT_CLK 0 ++ ++extern struct snd_soc_dai jz4740_i2s_dai; ++ ++#endif +--- /dev/null ++++ b/sound/soc/jz4740/jz4740-pcm.c +@@ -0,0 +1,373 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/init.h> ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/slab.h> ++ ++#include <linux/dma-mapping.h> ++ ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/pcm_params.h> ++#include <sound/soc.h> ++ ++#include <asm/mach-jz4740/dma.h> ++#include "jz4740-pcm.h" ++ ++struct jz4740_runtime_data { ++ unsigned long dma_period; ++ dma_addr_t dma_start; ++ dma_addr_t dma_pos; ++ dma_addr_t dma_end; ++ ++ struct jz4740_dma_chan *dma; ++ ++ dma_addr_t fifo_addr; ++}; ++ ++/* identify hardware playback capabilities */ ++static const struct snd_pcm_hardware jz4740_pcm_hardware = { ++ .info = SNDRV_PCM_INFO_MMAP | ++ SNDRV_PCM_INFO_MMAP_VALID | ++ SNDRV_PCM_INFO_INTERLEAVED | ++ SNDRV_PCM_INFO_BLOCK_TRANSFER, ++ .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8, ++ ++ .rates = SNDRV_PCM_RATE_8000_48000, ++ .channels_min = 1, ++ .channels_max = 2, ++ .period_bytes_min = 16, ++ .period_bytes_max = 2 * PAGE_SIZE, ++ .periods_min = 2, ++ .periods_max = 128, ++ .buffer_bytes_max = 128 * 2 * PAGE_SIZE, ++ .fifo_size = 32, ++}; ++ ++static void jz4740_pcm_start_transfer(struct jz4740_runtime_data *prtd, ++ struct snd_pcm_substream *substream) ++{ ++ unsigned long count; ++ ++ if (prtd->dma_pos == prtd->dma_end) ++ prtd->dma_pos = prtd->dma_start; ++ ++ if (prtd->dma_pos + prtd->dma_period > prtd->dma_end) ++ count = prtd->dma_end - prtd->dma_pos; ++ else ++ count = prtd->dma_period; ++ ++ jz4740_dma_disable(prtd->dma); ++ ++ if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { ++ jz4740_dma_set_src_addr(prtd->dma, prtd->dma_pos); ++ jz4740_dma_set_dst_addr(prtd->dma, prtd->fifo_addr); ++ } else { ++ jz4740_dma_set_src_addr(prtd->dma, prtd->fifo_addr); ++ jz4740_dma_set_dst_addr(prtd->dma, prtd->dma_pos); ++ } ++ ++ jz4740_dma_set_transfer_count(prtd->dma, count); ++ ++ prtd->dma_pos += count; ++ ++ jz4740_dma_enable(prtd->dma); ++} ++ ++static void jz4740_pcm_dma_transfer_done(struct jz4740_dma_chan *dma, int err, ++ void *dev_id) ++{ ++ struct snd_pcm_substream *substream = dev_id; ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd = runtime->private_data; ++ ++ snd_pcm_period_elapsed(substream); ++ ++ jz4740_pcm_start_transfer(prtd, substream); ++} ++ ++static int jz4740_pcm_hw_params(struct snd_pcm_substream *substream, ++ struct snd_pcm_hw_params *params) ++{ ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd = runtime->private_data; ++ struct snd_soc_pcm_runtime *rtd = substream->private_data; ++ struct jz4740_pcm_config *config; ++ ++ config = snd_soc_dai_get_dma_data(rtd->dai->cpu_dai, substream); ++ ++ if (!config) ++ return 0; ++ ++ if (!prtd->dma) { ++ if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) ++ prtd->dma = jz4740_dma_request(substream, "PCM Capture"); ++ else ++ prtd->dma = jz4740_dma_request(substream, "PCM Playback"); ++ } ++ ++ if (!prtd->dma) ++ return -EBUSY; ++ ++ jz4740_dma_configure(prtd->dma, &config->dma_config); ++ prtd->fifo_addr = config->fifo_addr; ++ ++ jz4740_dma_set_complete_cb(prtd->dma, jz4740_pcm_dma_transfer_done); ++ ++ snd_pcm_set_runtime_buffer(substream, &substream->dma_buffer); ++ runtime->dma_bytes = params_buffer_bytes(params); ++ ++ prtd->dma_period = params_period_bytes(params); ++ prtd->dma_start = runtime->dma_addr; ++ prtd->dma_pos = prtd->dma_start; ++ prtd->dma_end = prtd->dma_start + runtime->dma_bytes; ++ ++ return 0; ++} ++ ++static int jz4740_pcm_hw_free(struct snd_pcm_substream *substream) ++{ ++ struct jz4740_runtime_data *prtd = substream->runtime->private_data; ++ ++ snd_pcm_set_runtime_buffer(substream, NULL); ++ if (prtd->dma) { ++ jz4740_dma_free(prtd->dma); ++ prtd->dma = NULL; ++ } ++ ++ return 0; ++} ++ ++static int jz4740_pcm_prepare(struct snd_pcm_substream *substream) ++{ ++ struct jz4740_runtime_data *prtd = substream->runtime->private_data; ++ ++ if (!prtd->dma) ++ return -EBUSY; ++ ++ prtd->dma_pos = prtd->dma_start; ++ ++ return 0; ++} ++ ++static int jz4740_pcm_trigger(struct snd_pcm_substream *substream, int cmd) ++{ ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd = runtime->private_data; ++ ++ switch (cmd) { ++ case SNDRV_PCM_TRIGGER_START: ++ case SNDRV_PCM_TRIGGER_RESUME: ++ case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: ++ jz4740_pcm_start_transfer(prtd, substream); ++ break; ++ case SNDRV_PCM_TRIGGER_STOP: ++ case SNDRV_PCM_TRIGGER_SUSPEND: ++ case SNDRV_PCM_TRIGGER_PAUSE_PUSH: ++ jz4740_dma_disable(prtd->dma); ++ break; ++ default: ++ break; ++ } ++ ++ return 0; ++} ++ ++static snd_pcm_uframes_t jz4740_pcm_pointer(struct snd_pcm_substream *substream) ++{ ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd = runtime->private_data; ++ unsigned long byte_offset; ++ snd_pcm_uframes_t offset; ++ struct jz4740_dma_chan *dma = prtd->dma; ++ ++ /* prtd->dma_pos points to the end of the current transfer. So by ++ * subtracting prdt->dma_start we get the offset to the end of the ++ * current period in bytes. By subtracting the residue of the transfer ++ * we get the current offset in bytes. */ ++ byte_offset = prtd->dma_pos - prtd->dma_start; ++ byte_offset -= jz4740_dma_get_residue(dma); ++ ++ offset = bytes_to_frames(runtime, byte_offset); ++ if (offset >= runtime->buffer_size) ++ offset = 0; ++ ++ return offset; ++} ++ ++static int jz4740_pcm_open(struct snd_pcm_substream *substream) ++{ ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd; ++ ++ prtd = kzalloc(sizeof(*prtd), GFP_KERNEL); ++ if (prtd == NULL) ++ return -ENOMEM; ++ ++ snd_soc_set_runtime_hwparams(substream, &jz4740_pcm_hardware); ++ ++ runtime->private_data = prtd; ++ ++ return 0; ++} ++ ++static int jz4740_pcm_close(struct snd_pcm_substream *substream) ++{ ++ struct snd_pcm_runtime *runtime = substream->runtime; ++ struct jz4740_runtime_data *prtd = runtime->private_data; ++ ++ kfree(prtd); ++ ++ return 0; ++} ++ ++static int jz4740_pcm_mmap(struct snd_pcm_substream *substream, ++ struct vm_area_struct *vma) ++{ ++ return remap_pfn_range(vma, vma->vm_start, ++ substream->dma_buffer.addr >> PAGE_SHIFT, ++ vma->vm_end - vma->vm_start, vma->vm_page_prot); ++} ++ ++static struct snd_pcm_ops jz4740_pcm_ops = { ++ .open = jz4740_pcm_open, ++ .close = jz4740_pcm_close, ++ .ioctl = snd_pcm_lib_ioctl, ++ .hw_params = jz4740_pcm_hw_params, ++ .hw_free = jz4740_pcm_hw_free, ++ .prepare = jz4740_pcm_prepare, ++ .trigger = jz4740_pcm_trigger, ++ .pointer = jz4740_pcm_pointer, ++ .mmap = jz4740_pcm_mmap, ++}; ++ ++static int jz4740_pcm_preallocate_dma_buffer(struct snd_pcm *pcm, int stream) ++{ ++ struct snd_pcm_substream *substream = pcm->streams[stream].substream; ++ struct snd_dma_buffer *buf = &substream->dma_buffer; ++ size_t size = jz4740_pcm_hardware.buffer_bytes_max; ++ ++ buf->dev.type = SNDRV_DMA_TYPE_DEV; ++ buf->dev.dev = pcm->card->dev; ++ buf->private_data = NULL; ++ ++ buf->area = dma_alloc_noncoherent(pcm->card->dev, size, ++ &buf->addr, GFP_KERNEL); ++ if (!buf->area) ++ return -ENOMEM; ++ ++ buf->bytes = size; ++ ++ return 0; ++} ++ ++static void jz4740_pcm_free(struct snd_pcm *pcm) ++{ ++ struct snd_pcm_substream *substream; ++ struct snd_dma_buffer *buf; ++ int stream; ++ ++ for (stream = 0; stream < SNDRV_PCM_STREAM_LAST; ++stream) { ++ substream = pcm->streams[stream].substream; ++ if (!substream) ++ continue; ++ ++ buf = &substream->dma_buffer; ++ if (!buf->area) ++ continue; ++ ++ dma_free_noncoherent(pcm->card->dev, buf->bytes, buf->area, ++ buf->addr); ++ buf->area = NULL; ++ } ++} ++ ++static u64 jz4740_pcm_dmamask = DMA_BIT_MASK(32); ++ ++int jz4740_pcm_new(struct snd_card *card, struct snd_soc_dai *dai, ++ struct snd_pcm *pcm) ++{ ++ int ret = 0; ++ ++ if (!card->dev->dma_mask) ++ card->dev->dma_mask = &jz4740_pcm_dmamask; ++ ++ if (!card->dev->coherent_dma_mask) ++ card->dev->coherent_dma_mask = DMA_BIT_MASK(32); ++ ++ if (dai->playback.channels_min) { ++ ret = jz4740_pcm_preallocate_dma_buffer(pcm, ++ SNDRV_PCM_STREAM_PLAYBACK); ++ if (ret) ++ goto err; ++ } ++ ++ if (dai->capture.channels_min) { ++ ret = jz4740_pcm_preallocate_dma_buffer(pcm, ++ SNDRV_PCM_STREAM_CAPTURE); ++ if (ret) ++ goto err; ++ } ++ ++err: ++ return ret; ++} ++ ++struct snd_soc_platform jz4740_soc_platform = { ++ .name = "jz4740-pcm", ++ .pcm_ops = &jz4740_pcm_ops, ++ .pcm_new = jz4740_pcm_new, ++ .pcm_free = jz4740_pcm_free, ++}; ++EXPORT_SYMBOL_GPL(jz4740_soc_platform); ++ ++static int __devinit jz4740_pcm_probe(struct platform_device *pdev) ++{ ++ return snd_soc_register_platform(&jz4740_soc_platform); ++} ++ ++static int __devexit jz4740_pcm_remove(struct platform_device *pdev) ++{ ++ snd_soc_unregister_platform(&jz4740_soc_platform); ++ return 0; ++} ++ ++static struct platform_driver jz4740_pcm_driver = { ++ .probe = jz4740_pcm_probe, ++ .remove = __devexit_p(jz4740_pcm_remove), ++ .driver = { ++ .name = "jz4740-pcm", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init jz4740_soc_platform_init(void) ++{ ++ return platform_driver_register(&jz4740_pcm_driver); ++} ++module_init(jz4740_soc_platform_init); ++ ++static void __exit jz4740_soc_platform_exit(void) ++{ ++ return platform_driver_unregister(&jz4740_pcm_driver); ++} ++module_exit(jz4740_soc_platform_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("Ingenic SoC JZ4740 PCM driver"); ++MODULE_LICENSE("GPL"); +--- /dev/null ++++ b/sound/soc/jz4740/jz4740-pcm.h +@@ -0,0 +1,22 @@ ++/* ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ */ ++ ++#ifndef _JZ4740_PCM_H ++#define _JZ4740_PCM_H ++ ++#include <linux/dma-mapping.h> ++#include <asm/mach-jz4740/dma.h> ++ ++/* platform data */ ++extern struct snd_soc_platform jz4740_soc_platform; ++ ++struct jz4740_pcm_config { ++ struct jz4740_dma_config dma_config; ++ phys_addr_t fifo_addr; ++}; ++ ++#endif diff --git a/target/linux/xburst/patches-2.6.35/065-qi_lb60-sound.patch b/target/linux/xburst/patches-2.6.35/065-qi_lb60-sound.patch new file mode 100644 index 0000000..cb4a5a2 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/065-qi_lb60-sound.patch @@ -0,0 +1,211 @@ +From 498365d473a863fdfceff28315ce8561752bc356 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 19 Jun 2010 16:52:51 +0200 +Subject: [PATCH] ASoC: JZ4740: Add qi_lb60 board driver + +This patch adds ASoC support for the qi_lb60 board. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Acked-by: Liam Girdwood <lrg@slimlogic.co.uk> +Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> +--- + sound/soc/jz4740/Kconfig | 9 +++ + sound/soc/jz4740/Makefile | 4 + + sound/soc/jz4740/qi_lb60.c | 166 ++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 179 insertions(+), 0 deletions(-) + create mode 100644 sound/soc/jz4740/qi_lb60.c + +--- a/sound/soc/jz4740/Kconfig ++++ b/sound/soc/jz4740/Kconfig +@@ -12,3 +12,12 @@ config SND_JZ4740_SOC_I2S + help + Say Y if you want to use I2S protocol and I2S codec on Ingenic JZ4740 + based boards. ++ ++config SND_JZ4740_SOC_QI_LB60 ++ tristate "SoC Audio support for Qi LB60" ++ depends on SND_JZ4740_SOC && JZ4740_QI_LB60 ++ select SND_JZ4740_SOC_I2S ++ select SND_SOC_JZ4740_CODEC ++ help ++ Say Y if you want to add support for ASoC audio on the Qi LB60 board ++ a.k.a Qi Ben NanoNote. +--- a/sound/soc/jz4740/Makefile ++++ b/sound/soc/jz4740/Makefile +@@ -7,3 +7,7 @@ snd-soc-jz4740-i2s-objs := jz4740-i2s.o + obj-$(CONFIG_SND_JZ4740_SOC) += snd-soc-jz4740.o + obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd-soc-jz4740-i2s.o + ++# Jz4740 Machine Support ++snd-soc-qi-lb60-objs := qi_lb60.o ++ ++obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o +--- /dev/null ++++ b/sound/soc/jz4740/qi_lb60.c +@@ -0,0 +1,166 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/module.h> ++#include <linux/moduleparam.h> ++#include <linux/timer.h> ++#include <linux/interrupt.h> ++#include <linux/platform_device.h> ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/soc.h> ++#include <sound/soc-dapm.h> ++#include <linux/gpio.h> ++ ++#include "../codecs/jz4740.h" ++#include "jz4740-pcm.h" ++#include "jz4740-i2s.h" ++ ++ ++#define QI_LB60_SND_GPIO JZ_GPIO_PORTB(29) ++#define QI_LB60_AMP_GPIO JZ_GPIO_PORTD(4) ++ ++static int qi_lb60_spk_event(struct snd_soc_dapm_widget *widget, ++ struct snd_kcontrol *ctrl, int event) ++{ ++ int on = 0; ++ if (event & SND_SOC_DAPM_POST_PMU) ++ on = 1; ++ else if (event & SND_SOC_DAPM_PRE_PMD) ++ on = 0; ++ ++ gpio_set_value(QI_LB60_SND_GPIO, on); ++ gpio_set_value(QI_LB60_AMP_GPIO, on); ++ ++ return 0; ++} ++ ++static const struct snd_soc_dapm_widget qi_lb60_widgets[] = { ++ SND_SOC_DAPM_SPK("Speaker", qi_lb60_spk_event), ++ SND_SOC_DAPM_MIC("Mic", NULL), ++}; ++ ++static const struct snd_soc_dapm_route qi_lb60_routes[] = { ++ {"Mic", NULL, "MIC"}, ++ {"Speaker", NULL, "LOUT"}, ++ {"Speaker", NULL, "ROUT"}, ++}; ++ ++#define QI_LB60_DAIFMT (SND_SOC_DAIFMT_I2S | \ ++ SND_SOC_DAIFMT_NB_NF | \ ++ SND_SOC_DAIFMT_CBM_CFM) ++ ++static int qi_lb60_codec_init(struct snd_soc_codec *codec) ++{ ++ int ret; ++ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai; ++ ++ snd_soc_dapm_nc_pin(codec, "LIN"); ++ snd_soc_dapm_nc_pin(codec, "RIN"); ++ ++ ret = snd_soc_dai_set_fmt(cpu_dai, QI_LB60_DAIFMT); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret); ++ return ret; ++ } ++ ++ snd_soc_dapm_new_controls(codec, qi_lb60_widgets, ARRAY_SIZE(qi_lb60_widgets)); ++ snd_soc_dapm_add_routes(codec, qi_lb60_routes, ARRAY_SIZE(qi_lb60_routes)); ++ snd_soc_dapm_sync(codec); ++ ++ return 0; ++} ++ ++static struct snd_soc_dai_link qi_lb60_dai = { ++ .name = "jz4740", ++ .stream_name = "jz4740", ++ .cpu_dai = &jz4740_i2s_dai, ++ .codec_dai = &jz4740_codec_dai, ++ .init = qi_lb60_codec_init, ++}; ++ ++static struct snd_soc_card qi_lb60 = { ++ .name = "QI LB60", ++ .dai_link = &qi_lb60_dai, ++ .num_links = 1, ++ .platform = &jz4740_soc_platform, ++}; ++ ++static struct snd_soc_device qi_lb60_snd_devdata = { ++ .card = &qi_lb60, ++ .codec_dev = &soc_codec_dev_jz4740_codec, ++}; ++ ++static struct platform_device *qi_lb60_snd_device; ++ ++static int __init qi_lb60_init(void) ++{ ++ int ret; ++ ++ qi_lb60_snd_device = platform_device_alloc("soc-audio", -1); ++ ++ if (!qi_lb60_snd_device) ++ return -ENOMEM; ++ ++ ret = gpio_request(QI_LB60_SND_GPIO, "SND"); ++ if (ret) { ++ pr_err("qi_lb60 snd: Failed to request SND GPIO(%d): %d\n", ++ QI_LB60_SND_GPIO, ret); ++ goto err_device_put; ++ } ++ ++ ret = gpio_request(QI_LB60_AMP_GPIO, "AMP"); ++ if (ret) { ++ pr_err("qi_lb60 snd: Failed to request AMP GPIO(%d): %d\n", ++ QI_LB60_AMP_GPIO, ret); ++ goto err_gpio_free_snd; ++ } ++ ++ gpio_direction_output(QI_LB60_SND_GPIO, 0); ++ gpio_direction_output(QI_LB60_AMP_GPIO, 0); ++ ++ platform_set_drvdata(qi_lb60_snd_device, &qi_lb60_snd_devdata); ++ qi_lb60_snd_devdata.dev = &qi_lb60_snd_device->dev; ++ ++ ret = platform_device_add(qi_lb60_snd_device); ++ if (ret) { ++ pr_err("qi_lb60 snd: Failed to add snd soc device: %d\n", ret); ++ goto err_unset_pdata; ++ } ++ ++ return 0; ++ ++err_unset_pdata: ++ platform_set_drvdata(qi_lb60_snd_device, NULL); ++/*err_gpio_free_amp:*/ ++ gpio_free(QI_LB60_AMP_GPIO); ++err_gpio_free_snd: ++ gpio_free(QI_LB60_SND_GPIO); ++err_device_put: ++ platform_device_put(qi_lb60_snd_device); ++ ++ return ret; ++} ++module_init(qi_lb60_init); ++ ++static void __exit qi_lb60_exit(void) ++{ ++ gpio_free(QI_LB60_AMP_GPIO); ++ gpio_free(QI_LB60_SND_GPIO); ++ platform_device_unregister(qi_lb60_snd_device); ++} ++module_exit(qi_lb60_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("ALSA SoC QI LB60 Audio support"); ++MODULE_LICENSE("GPL v2"); diff --git a/target/linux/xburst/patches-2.6.35/066-n516-sound.patch b/target/linux/xburst/patches-2.6.35/066-n516-sound.patch new file mode 100644 index 0000000..ac0ec9c --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/066-n516-sound.patch @@ -0,0 +1,342 @@ +From 9a03a5a5c16698426ed181862b0dd30a0e0aad1a Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sun, 1 Aug 2010 21:34:54 +0200 +Subject: [PATCH] Add N516 sound SoC board driver + +--- + sound/soc/jz4740/Kconfig | 8 ++ + sound/soc/jz4740/Makefile | 2 + + sound/soc/jz4740/n516.c | 303 +++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 313 insertions(+), 0 deletions(-) + create mode 100644 sound/soc/jz4740/n516.c + +--- a/sound/soc/jz4740/Kconfig ++++ b/sound/soc/jz4740/Kconfig +@@ -21,3 +21,11 @@ config SND_JZ4740_SOC_QI_LB60 + help + Say Y if you want to add support for ASoC audio on the Qi LB60 board + a.k.a Qi Ben NanoNote. ++ ++config SND_JZ4740_SOC_N516 ++ tristate "SoC Audio support for Hanvon N516 eBook reader" ++ depends on SND_JZ4740_SOC && JZ4740_N516 ++ select SND_JZ4740_SOC_I2S ++ select SND_SOC_JZCODEC ++ help ++ Say Y if you want to enable support for SoC audio on the Hanvon N516. +--- a/sound/soc/jz4740/Makefile ++++ b/sound/soc/jz4740/Makefile +@@ -9,5 +9,7 @@ obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd- + + # Jz4740 Machine Support + snd-soc-qi-lb60-objs := qi_lb60.o ++snd-soc-n516-objs := n516.o + + obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o ++obj-$(CONFIG_SND_JZ4740_SOC_N516) += snd-soc-n516.o +--- /dev/null ++++ b/sound/soc/jz4740/n516.c +@@ -0,0 +1,303 @@ ++/* ++ * Copyright (C) 2009, Yauhen Kharuzhy <jekhor@gmail.com> ++ * OpenInkpot project ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/module.h> ++#include <linux/interrupt.h> ++#include <linux/platform_device.h> ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/soc.h> ++#include <sound/soc-dapm.h> ++#include <sound/jack.h> ++#include <linux/gpio.h> ++#include <linux/workqueue.h> ++ ++#include "../codecs/jzcodec.h" ++#include "jz4740-pcm.h" ++#include "jz4740-i2s.h" ++ ++#include <asm/mach-jz4740/board-n516.h> ++ ++enum { ++ N516_SPEAKER_AUTO = 0, ++ N516_SPEAKER_OFF = 1, ++ N516_SPEAKER_ON = 2, ++}; ++ ++static int n516_speaker_mode; ++static struct snd_soc_codec *n516_codec; ++static struct work_struct n516_headphone_work; ++ ++static void n516_ext_control(void) ++{ ++ if (!n516_codec) ++ return; ++ ++ switch (n516_speaker_mode) { ++ case N516_SPEAKER_ON: ++ snd_soc_dapm_enable_pin(n516_codec, "Speaker"); ++ break; ++ case N516_SPEAKER_OFF: ++ snd_soc_dapm_disable_pin(n516_codec, "Speaker"); ++ break; ++ case N516_SPEAKER_AUTO: ++ if (snd_soc_dapm_get_pin_status(n516_codec, "Headphone")) ++ snd_soc_dapm_disable_pin(n516_codec, "Speaker"); ++ else ++ snd_soc_dapm_enable_pin(n516_codec, "Speaker"); ++ break; ++ default: ++ break; ++ } ++ ++ /* signal a DAPM event */ ++ snd_soc_dapm_sync(n516_codec); ++} ++ ++static int n516_speaker_event(struct snd_soc_dapm_widget *widget, ++ struct snd_kcontrol *ctrl, int event) ++{ ++ int on = !SND_SOC_DAPM_EVENT_OFF(event); ++ ++ gpio_set_value(GPIO_SPEAKER_ENABLE, on); ++ ++ return 0; ++} ++ ++static void n516_headphone_event_work(struct work_struct *work) ++{ ++ n516_ext_control(); ++} ++ ++static int n516_headphone_event(struct snd_soc_dapm_widget *widget, ++ struct snd_kcontrol *ctrl, int event) ++{ ++ /* We can't call soc_dapm_sync from a event handler */ ++ if (event & (SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD)) ++ schedule_work(&n516_headphone_work); ++ return 0; ++} ++ ++static const struct snd_soc_dapm_widget n516_widgets[] = { ++ SND_SOC_DAPM_SPK("Speaker", n516_speaker_event), ++ SND_SOC_DAPM_HP("Headphone", n516_headphone_event), ++ SND_SOC_DAPM_MIC("Mic", NULL), ++}; ++ ++static const struct snd_soc_dapm_route n516_routes[] = { ++ {"Mic", NULL, "MIC"}, ++ {"Speaker", NULL, "LOUT"}, ++ {"Speaker", NULL, "ROUT"}, ++ {"Headphone", NULL, "LOUT"}, ++ {"Headphone", NULL, "ROUT"}, ++}; ++ ++static const char *n516_speaker_modes[] = {"Auto", "Off", "On"}; ++static const struct soc_enum n516_speaker_mode_enum = ++ SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(n516_speaker_modes), n516_speaker_modes); ++ ++static int n516_get_speaker_mode(struct snd_kcontrol *kcontrol, ++ struct snd_ctl_elem_value *ucontrol) ++{ ++ ucontrol->value.integer.value[0] = n516_speaker_mode; ++ return 0; ++} ++ ++static int n516_set_speaker_mode(struct snd_kcontrol *kcontrol, ++ struct snd_ctl_elem_value *ucontrol) ++{ ++ if (n516_speaker_mode == ucontrol->value.integer.value[0]) ++ return 0; ++ ++ n516_speaker_mode = ucontrol->value.integer.value[0]; ++ n516_ext_control(); ++ return 1; ++} ++ ++static const struct snd_kcontrol_new n516_controls[] = { ++ SOC_ENUM_EXT("Speaker Function", n516_speaker_mode_enum, ++ n516_get_speaker_mode, n516_set_speaker_mode), ++}; ++ ++#define N516_DAIFMT (SND_SOC_DAIFMT_I2S | \ ++ SND_SOC_DAIFMT_NB_NF | \ ++ SND_SOC_DAIFMT_CBM_CFM) ++ ++static int n516_codec_init(struct snd_soc_codec *codec) ++{ ++ int ret; ++ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai; ++ struct snd_soc_dai *codec_dai = codec->socdev->card->dai_link->codec_dai; ++ ++ n516_codec = codec; ++ ++ snd_soc_dapm_nc_pin(codec, "LIN"); ++ snd_soc_dapm_nc_pin(codec, "RIN"); ++ ++ ret = snd_soc_dai_set_fmt(codec_dai, N516_DAIFMT); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set codec dai format: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_dai_set_fmt(cpu_dai, N516_DAIFMT); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_dai_set_sysclk(codec_dai, JZCODEC_SYSCLK, 111, ++ SND_SOC_CLOCK_IN); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set codec dai sysclk: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_add_controls(codec, n516_controls, ++ ARRAY_SIZE(n516_controls)); ++ if (ret) { ++ dev_err(codec->dev, "Failed to add controls: %d\n", ret); ++ return ret; ++ } ++ ++ ++ ret = snd_soc_dapm_new_controls(codec, n516_widgets, ++ ARRAY_SIZE(n516_widgets)); ++ if (ret) { ++ dev_err(codec->dev, "Failed to add dapm controls: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_dapm_add_routes(codec, n516_routes, ARRAY_SIZE(n516_routes)); ++ if (ret) { ++ dev_err(codec->dev, "Failed to add dapm routes: %d\n", ret); ++ return ret; ++ } ++ ++ snd_soc_dapm_sync(codec); ++ ++ return 0; ++} ++ ++static struct snd_soc_dai_link n516_dai = { ++ .name = "jz-codec", ++ .stream_name = "JZCODEC", ++ .cpu_dai = &jz4740_i2s_dai, ++ .codec_dai = &jz_codec_dai, ++ .init = n516_codec_init, ++}; ++ ++static struct snd_soc_card n516_card = { ++ .name = "N516", ++ .dai_link = &n516_dai, ++ .num_links = 1, ++ .platform = &jz4740_soc_platform, ++}; ++ ++static struct snd_soc_device n516_snd_devdata = { ++ .card = &n516_card, ++ .codec_dev = &soc_codec_dev_jzcodec, ++}; ++ ++static struct platform_device *n516_snd_device; ++ ++static struct snd_soc_jack n516_hp_jack; ++ ++static struct snd_soc_jack_pin n516_hp_pin = { ++ .pin = "Headphone", ++ .mask = SND_JACK_HEADPHONE, ++}; ++ ++static struct snd_soc_jack_gpio n516_hp_gpio = { ++ .gpio = GPIO_HPHONE_DETECT, ++ .name = "Headphone detect", ++ .report = SND_JACK_HEADPHONE, ++ .debounce_time = 100, ++}; ++ ++static int __init n516_add_headphone_jack(void) ++{ ++ int ret; ++ ++ ret = snd_soc_jack_new(&n516_card, "Headphone jack", ++ SND_JACK_HEADPHONE, &n516_hp_jack); ++ if (ret) ++ return ret; ++ ++ ret = snd_soc_jack_add_pins(&n516_hp_jack, 1, &n516_hp_pin); ++ if (ret) ++ return ret; ++ ++ ret = snd_soc_jack_add_gpios(&n516_hp_jack, 1, &n516_hp_gpio); ++ ++ return ret; ++} ++ ++static int __init n516_init(void) ++{ ++ int ret; ++ ++ n516_snd_device = platform_device_alloc("soc-audio", -1); ++ ++ if (!n516_snd_device) ++ return -ENOMEM; ++ ++ ret = gpio_request(GPIO_SPEAKER_ENABLE, "Speaker enable"); ++ if (ret) { ++ pr_err("n516 snd: Failed to request SPEAKER_ENABLE GPIO(%d): %d\n", ++ GPIO_SPEAKER_ENABLE, ret); ++ goto err_device_put; ++ } ++ ++ gpio_direction_output(GPIO_SPEAKER_ENABLE, 0); ++ INIT_WORK(&n516_headphone_work, n516_headphone_event_work); ++ ++ platform_set_drvdata(n516_snd_device, &n516_snd_devdata); ++ n516_snd_devdata.dev = &n516_snd_device->dev; ++ ret = platform_device_add(n516_snd_device); ++ if (ret) { ++ pr_err("n516 snd: Failed to add snd soc device: %d\n", ret); ++ goto err_unset_pdata; ++ } ++ ++ ret = n516_add_headphone_jack(); ++ /* We can live without it, so just print a warning */ ++ if (ret) ++ pr_warning("n516 snd: Failed to initalise headphone jack: %d\n", ret); ++ ++ return 0; ++ ++err_unset_pdata: ++ platform_set_drvdata(n516_snd_device, NULL); ++/*err_gpio_free_speaker:*/ ++ gpio_free(GPIO_SPEAKER_ENABLE); ++err_device_put: ++ platform_device_put(n516_snd_device); ++ ++ return ret; ++} ++module_init(n516_init); ++ ++static void __exit n516_exit(void) ++{ ++ snd_soc_jack_free_gpios(&n516_hp_jack, 1, &n516_hp_gpio); ++ gpio_free(GPIO_SPEAKER_ENABLE); ++ platform_device_unregister(n516_snd_device); ++} ++module_exit(n516_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("ALSA SoC N516 Audio support"); ++MODULE_LICENSE("GPL v2"); diff --git a/target/linux/xburst/patches-2.6.35/067-n526-sound.patch b/target/linux/xburst/patches-2.6.35/067-n526-sound.patch new file mode 100644 index 0000000..3426820 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/067-n526-sound.patch @@ -0,0 +1,209 @@ +From b1c42b78b7bd779288f340e202820aa2c2cf6629 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:38:41 +0200 +Subject: [PATCH] Add N526 sound SoC board driver + +--- + sound/soc/jz4740/Kconfig | 8 ++ + sound/soc/jz4740/Makefile | 2 + + sound/soc/jz4740/n526.c | 169 +++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 179 insertions(+), 0 deletions(-) + create mode 100644 sound/soc/jz4740/n526.c + +--- a/sound/soc/jz4740/Kconfig ++++ b/sound/soc/jz4740/Kconfig +@@ -29,3 +29,11 @@ config SND_JZ4740_SOC_N516 + select SND_SOC_JZCODEC + help + Say Y if you want to enable support for SoC audio on the Hanvon N516. ++ ++config SND_JZ4740_SOC_N526 ++ tristate "SoC Audio support for Hanvon N526 eBook reader" ++ depends on SND_JZ4740_SOC && JZ4740_N526 ++ select SND_JZ4740_SOC_I2S ++ select SND_SOC_JZCODEC ++ help ++ Say Y if you want to enable support for SoC audio on the Hanvon N526. +--- a/sound/soc/jz4740/Makefile ++++ b/sound/soc/jz4740/Makefile +@@ -10,6 +10,8 @@ obj-$(CONFIG_SND_JZ4740_SOC_I2S) += snd- + # Jz4740 Machine Support + snd-soc-qi-lb60-objs := qi_lb60.o + snd-soc-n516-objs := n516.o ++snd-soc-n526-objs := n526.o + + obj-$(CONFIG_SND_JZ4740_SOC_QI_LB60) += snd-soc-qi-lb60.o + obj-$(CONFIG_SND_JZ4740_SOC_N516) += snd-soc-n516.o ++obj-$(CONFIG_SND_JZ4740_SOC_N526) += snd-soc-n526.o +--- /dev/null ++++ b/sound/soc/jz4740/n526.c +@@ -0,0 +1,169 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/module.h> ++#include <linux/moduleparam.h> ++#include <linux/timer.h> ++#include <linux/interrupt.h> ++#include <linux/platform_device.h> ++#include <sound/core.h> ++#include <sound/pcm.h> ++#include <sound/soc.h> ++#include <sound/soc-dapm.h> ++#include <linux/gpio.h> ++ ++#include "../codecs/jzcodec.h" ++#include "jz4740-pcm.h" ++#include "jz4740-i2s.h" ++ ++#define N526_AMP_EN_GPIO JZ_GPIO_PORTD(4) ++ ++static int n526_spk_event(struct snd_soc_dapm_widget *widget, ++ struct snd_kcontrol *ctrl, int event) ++{ ++ gpio_set_value(N526_AMP_EN_GPIO, !SND_SOC_DAPM_EVENT_OFF(event)); ++ return 0; ++} ++ ++static const struct snd_soc_dapm_widget n526_widgets[] = { ++ SND_SOC_DAPM_SPK("Speaker", n526_spk_event), ++ SND_SOC_DAPM_HP("Headphone", NULL), ++ SND_SOC_DAPM_MIC("Mic", NULL), ++}; ++ ++static const struct snd_soc_dapm_route n526_routes[] = { ++ {"Mic", NULL, "MIC"}, ++ {"Speaker", NULL, "LOUT"}, ++ {"Speaker", NULL, "ROUT"}, ++ {"Headphone", NULL, "LOUT"}, ++ {"Headphone", NULL, "ROUT"}, ++}; ++ ++static const struct snd_kcontrol_new n526_controls[] = { ++ SOC_DAPM_PIN_SWITCH("Speaker"), ++}; ++ ++#define N526_DAIFMT (SND_SOC_DAIFMT_I2S | \ ++ SND_SOC_DAIFMT_NB_NF | \ ++ SND_SOC_DAIFMT_CBM_CFM) ++ ++static int n526_codec_init(struct snd_soc_codec *codec) ++{ ++ int ret; ++ struct snd_soc_dai *cpu_dai = codec->socdev->card->dai_link->cpu_dai; ++ struct snd_soc_dai *codec_dai = codec->socdev->card->dai_link->codec_dai; ++ ++ snd_soc_dapm_nc_pin(codec, "LIN"); ++ snd_soc_dapm_nc_pin(codec, "RIN"); ++ ++ ret = snd_soc_dai_set_fmt(codec_dai, N526_DAIFMT); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set codec dai format: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_dai_set_fmt(cpu_dai, N526_DAIFMT); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set cpu dai format: %d\n", ret); ++ return ret; ++ } ++ ++ ret = snd_soc_dai_set_sysclk(codec_dai, JZCODEC_SYSCLK, 111, ++ SND_SOC_CLOCK_IN); ++ if (ret < 0) { ++ dev_err(codec->dev, "Failed to set codec dai sysclk: %d\n", ret); ++ return ret; ++ } ++ ++ snd_soc_dapm_new_controls(codec, n526_widgets, ARRAY_SIZE(n526_widgets)); ++ ++ snd_soc_add_controls(codec, n526_controls, ++ ARRAY_SIZE(n526_controls)); ++ ++ snd_soc_dapm_add_routes(codec, n526_routes, ARRAY_SIZE(n526_routes)); ++ ++ snd_soc_dapm_sync(codec); ++ ++ return 0; ++} ++ ++static struct snd_soc_dai_link n526_dai = { ++ .name = "jz-codec", ++ .stream_name = "JZCODEC", ++ .cpu_dai = &jz4740_i2s_dai, ++ .codec_dai = &jz_codec_dai, ++ .init = n526_codec_init, ++}; ++ ++static struct snd_soc_card n526 = { ++ .name = "N526", ++ .dai_link = &n526_dai, ++ .num_links = 1, ++ .platform = &jz4740_soc_platform, ++}; ++ ++static struct snd_soc_device n526_snd_devdata = { ++ .card = &n526, ++ .codec_dev = &soc_codec_dev_jzcodec, ++}; ++ ++static struct platform_device *n526_snd_device; ++ ++static int __init n526_init(void) ++{ ++ int ret; ++ ++ n526_snd_device = platform_device_alloc("soc-audio", -1); ++ ++ if (!n526_snd_device) ++ return -ENOMEM; ++ ++ ret = gpio_request(N526_AMP_EN_GPIO, "AMP"); ++ if (ret) { ++ pr_err("n526 snd: Failed to request AMP GPIO(%d): %d\n", ++ N526_AMP_EN_GPIO, ret); ++ goto err_device_put; ++ } ++ ++ gpio_direction_output(JZ_GPIO_PORTD(4), 0); ++ ++ platform_set_drvdata(n526_snd_device, &n526_snd_devdata); ++ n526_snd_devdata.dev = &n526_snd_device->dev; ++ ret = platform_device_add(n526_snd_device); ++ if (ret) { ++ pr_err("n526 snd: Failed to add snd soc device: %d\n", ret); ++ goto err_unset_pdata; ++ } ++ ++ return 0; ++ ++err_unset_pdata: ++ platform_set_drvdata(n526_snd_device, NULL); ++ gpio_free(N526_AMP_EN_GPIO); ++err_device_put: ++ platform_device_put(n526_snd_device); ++ ++ return ret; ++} ++module_init(n526_init); ++ ++static void __exit n526_exit(void) ++{ ++ gpio_free(N526_AMP_EN_GPIO); ++ platform_device_unregister(n526_snd_device); ++} ++module_exit(n526_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("ALSA SoC N526 audio support"); ++MODULE_LICENSE("GPL v2"); diff --git a/target/linux/xburst/patches-2.6.35/101-lcm.patch b/target/linux/xburst/patches-2.6.35/101-lcm.patch new file mode 100644 index 0000000..7bcd2af --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/101-lcm.patch @@ -0,0 +1,295 @@ +From 2e27414748a56d8583c151d926da54e7e9d2c23f Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sun, 1 Aug 2010 21:19:40 +0200 +Subject: [PATCH] Add ili8960 lcd driver + +--- + drivers/video/backlight/Kconfig | 7 + + drivers/video/backlight/Makefile | 1 + + drivers/video/backlight/ili8960.c | 254 +++++++++++++++++++++++++++++++++++++ + 3 files changed, 262 insertions(+), 0 deletions(-) + create mode 100644 drivers/video/backlight/ili8960.c + +--- a/drivers/video/backlight/Kconfig ++++ b/drivers/video/backlight/Kconfig +@@ -59,6 +59,13 @@ config LCD_LTV350QV + + The LTV350QV panel is present on all ATSTK1000 boards. + ++config LCD_ILI8960 ++ tristate "Ilitek ili8960 LCD driver" ++ depends on LCD_CLASS_DEVICE && SPI ++ default n ++ help ++ Driver for the Ilitek ili8960 LCD controller chip. ++ + config LCD_ILI9320 + tristate + help +--- a/drivers/video/backlight/Makefile ++++ b/drivers/video/backlight/Makefile +@@ -6,6 +6,7 @@ obj-$(CONFIG_LCD_HP700) += jornada72 + obj-$(CONFIG_LCD_L4F00242T03) += l4f00242t03.o + obj-$(CONFIG_LCD_LMS283GF05) += lms283gf05.o + obj-$(CONFIG_LCD_LTV350QV) += ltv350qv.o ++obj-$(CONFIG_LCD_ILI8960) += ili8960.o + obj-$(CONFIG_LCD_ILI9320) += ili9320.o + obj-$(CONFIG_LCD_PLATFORM) += platform_lcd.o + obj-$(CONFIG_LCD_VGG2432A4) += vgg2432a4.o +--- /dev/null ++++ b/drivers/video/backlight/ili8960.c +@@ -0,0 +1,254 @@ ++/* ++ * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> ++ * Driver for Ilitek ili8960 LCD ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/module.h> ++#include <linux/spi/spi.h> ++#include <linux/lcd.h> ++#include <linux/backlight.h> ++#include <linux/delay.h> ++ ++struct ili8960 { ++ struct spi_device *spi; ++ struct lcd_device *lcd; ++ struct backlight_device *bl; ++ unsigned enabled:1; ++}; ++ ++static int ili8960_write_reg(struct spi_device *spi, uint8_t reg, ++ uint8_t data) ++{ ++ uint8_t buf[2]; ++ buf[0] = ((reg & 0x40) << 1) | (reg & 0x3f); ++ buf[1] = data; ++ ++ return spi_write(spi, buf, sizeof(buf)); ++} ++ ++static void ili8960_power_disable(struct spi_device *spi) ++{ ++ int ret = ili8960_write_reg(spi, 0x5, 0xc6) ; ++ if (ret < 0) ++ dev_err(&spi->dev, "Failed to disable power: %d\n", ret); ++} ++ ++static void ili8960_power_enable(struct spi_device *spi) ++{ ++ ili8960_write_reg(spi, 0x5, 0xc7); ++} ++ ++ ++static int ili8960_set_power(struct lcd_device *lcd, int power) ++{ ++ struct ili8960 *ili8960 = lcd_get_data(lcd); ++ ++ switch (power) { ++ case FB_BLANK_UNBLANK: ++ mdelay(20); ++ ili8960->enabled = 1; ++ ili8960_power_enable(ili8960->spi); ++ break; ++ default: ++ ili8960->enabled = 0; ++ ili8960_power_disable(ili8960->spi); ++ mdelay(20); ++ break; ++ } ++ return 0; ++} ++ ++static int ili8960_set_contrast(struct lcd_device *lcd, int contrast) ++{ ++ struct ili8960 *ili8960 = lcd_get_data(lcd); ++ ili8960_write_reg(ili8960->spi, 0x0d, contrast); ++ return 0; ++} ++ ++static int ili8960_set_mode(struct lcd_device *lcd, struct fb_videomode *mode) ++{ ++ if (mode->xres != 320 && mode->yres != 240) ++ return -EINVAL; ++ ++ return 0; ++} ++ ++static ssize_t reg_write(struct device *dev, struct device_attribute *attr, ++ const char *buf, size_t count) ++{ ++ char *buf2; ++ uint32_t reg = simple_strtoul(buf, &buf2, 10); ++ uint32_t val = simple_strtoul(buf2 + 1, NULL, 10); ++ struct ili8960 *ili8960 = dev_get_drvdata(dev); ++ ++ if (reg < 0 || val < 0) ++ return -EINVAL; ++ ++ ili8960_write_reg(ili8960->spi, reg, val); ++ return count; ++} ++ ++static DEVICE_ATTR(reg, 0644, NULL, reg_write); ++ ++static ssize_t ili8960_show_brightness(struct device *dev, ++ struct device_attribute *attr, char *buf) ++{ ++ int rc = -ENXIO; ++ ++ return rc; ++} ++ ++static ssize_t ili8960_store_brightness(struct device *dev, ++ struct device_attribute *attr, const char *buf, size_t count) ++{ ++ char *endp; ++ struct lcd_device *ld = to_lcd_device(dev); ++ struct ili8960 *ili8960 = lcd_get_data(ld); ++ int brightness = simple_strtoul(buf, &endp, 0); ++ ++ if (brightness > 255 || brightness < 0) ++ return -EINVAL; ++ ++ ili8960_write_reg(ili8960->spi, 0x3, brightness); ++ ++ return count; ++} ++ ++ ++static DEVICE_ATTR(brightness, 0644, ili8960_show_brightness, ++ ili8960_store_brightness); ++ ++static struct lcd_ops ili8960_lcd_ops = { ++ .set_power = ili8960_set_power, ++ .set_contrast = ili8960_set_contrast, ++ .set_mode = ili8960_set_mode, ++}; ++ ++static int __devinit ili8960_probe(struct spi_device *spi) ++{ ++ int ret; ++ struct ili8960 *ili8960; ++ ++ ili8960 = kmalloc(sizeof(*ili8960), GFP_KERNEL); ++ ++ spi->bits_per_word = 8; ++ spi->mode = SPI_MODE_3 | SPI_3WIRE; ++ ++ ret = spi_setup(spi); ++ if (ret) { ++ dev_err(&spi->dev, "Failed to setup spi\n"); ++ goto err_free_ili8960; ++ } ++ ++ ili8960->spi = spi; ++ ++ ili8960->lcd = lcd_device_register("ili8960-lcd", &spi->dev, ili8960, ++ &ili8960_lcd_ops); ++ ++ if (IS_ERR(ili8960->lcd)) { ++ ret = PTR_ERR(ili8960->lcd); ++ dev_err(&spi->dev, "Failed to register lcd device: %d\n", ret); ++ goto err_free_ili8960; ++ } ++ ++ ili8960->lcd->props.max_contrast = 255; ++ ++ ret = device_create_file(&spi->dev, &dev_attr_reg); ++ if (ret) ++ goto err_unregister_lcd; ++ ++ ret = device_create_file(&ili8960->lcd->dev, &dev_attr_brightness); ++ if (ret) ++ goto err_unregister_lcd; ++ ++ ili8960->enabled = 1; ++ dev_set_drvdata(&spi->dev, ili8960); ++ ++ ili8960_write_reg(spi, 0x13, 0x01); ++ ili8960_write_reg(spi, 0x5, 0xc7); ++ ++ return 0; ++err_unregister_lcd: ++ lcd_device_unregister(ili8960->lcd); ++err_free_ili8960: ++ kfree(ili8960); ++ return ret; ++} ++ ++static int __devexit ili8960_remove(struct spi_device *spi) ++{ ++ struct ili8960 *ili8960 = spi_get_drvdata(spi); ++#if 0 ++ if (ili8960->bl) ++ backlight_device_unregister(ili8960->bl); ++#endif ++ ++ lcd_device_unregister(ili8960->lcd); ++ ++ spi_set_drvdata(spi, NULL); ++ kfree(ili8960); ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++ ++static int ili8960_suspend(struct spi_device *spi, pm_message_t state) ++{ ++ struct ili8960 *ili8960 = spi_get_drvdata(spi); ++ if (ili8960->enabled) { ++ ili8960_power_disable(spi); ++ mdelay(10); ++ } ++ return 0; ++} ++ ++static int ili8960_resume(struct spi_device *spi) ++{ ++ struct ili8960 *ili8960 = spi_get_drvdata(spi); ++ if (ili8960->enabled) ++ ili8960_power_enable(spi); ++ return 0; ++} ++ ++#else ++#define ili8960_suspend NULL ++#define ili8960_resume NULL ++#endif ++ ++static struct spi_driver ili8960_driver = { ++ .driver = { ++ .name = "ili8960", ++ .owner = THIS_MODULE, ++ }, ++ .probe = ili8960_probe, ++ .remove = __devexit_p(ili8960_remove), ++ .suspend = ili8960_suspend, ++ .resume = ili8960_resume, ++}; ++ ++static int __init ili8960_init(void) ++{ ++ return spi_register_driver(&ili8960_driver); ++} ++module_init(ili8960_init); ++ ++static void __exit ili8960_exit(void) ++{ ++ return spi_unregister_driver(&ili8960_driver); ++} ++module_exit(ili8960_exit) ++ ++MODULE_AUTHOR("Lars-Peter Clausen"); ++MODULE_LICENSE("GPL v2"); ++MODULE_DESCRIPTION("LCD driver for Ilitek ili8960"); ++MODULE_ALIAS("spi:ili8960"); diff --git a/target/linux/xburst/patches-2.6.35/106-gpio-charger.patch b/target/linux/xburst/patches-2.6.35/106-gpio-charger.patch new file mode 100644 index 0000000..f04f918 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/106-gpio-charger.patch @@ -0,0 +1,267 @@ +From 97d812a16359f6c9afd2f866176828a7e6e071dc Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:29:31 +0200 +Subject: [PATCH] Add gpio chager driver + +--- + drivers/power/Kconfig | 7 ++ + drivers/power/Makefile | 1 + + drivers/power/gpio-charger.c | 185 ++++++++++++++++++++++++++++++++++++ + include/linux/power/gpio-charger.h | 28 ++++++ + 4 files changed, 221 insertions(+), 0 deletions(-) + create mode 100644 drivers/power/gpio-charger.c + create mode 100644 include/linux/power/gpio-charger.h + +diff --git a/drivers/power/Kconfig b/drivers/power/Kconfig +index 1e5506b..f700b03 100644 +--- a/drivers/power/Kconfig ++++ b/drivers/power/Kconfig +@@ -153,4 +153,11 @@ config BATTERY_JZ4740 + This driver can be build as a module. If so, the module will be + called jz4740-battery. + ++config CHARGER_GPIO ++ tristate "GPIO charger" ++ depends on GPIOLIB ++ help ++ Say Y to include support for chargers indicating their status through ++ a GPIO pin. ++ + endif # POWER_SUPPLY +diff --git a/drivers/power/Makefile b/drivers/power/Makefile +index cf95009..51be41a 100644 +--- a/drivers/power/Makefile ++++ b/drivers/power/Makefile +@@ -35,3 +35,4 @@ obj-$(CONFIG_BATTERY_MAX17040) += max17040_battery.o + obj-$(CONFIG_BATTERY_Z2) += z2_battery.o + obj-$(CONFIG_CHARGER_PCF50633) += pcf50633-charger.o + obj-$(CONFIG_BATTERY_JZ4740) += jz4740-battery.o ++obj-$(CONFIG_CHARGER_GPIO) += gpio-charger.o +diff --git a/drivers/power/gpio-charger.c b/drivers/power/gpio-charger.c +new file mode 100644 +index 0000000..b877f74 +--- /dev/null ++++ b/drivers/power/gpio-charger.c +@@ -0,0 +1,185 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * Driver for chargers indicating their status through a GPIO pin ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/device.h> ++#include <linux/gpio.h> ++#include <linux/init.h> ++#include <linux/interrupt.h> ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/platform_device.h> ++#include <linux/power_supply.h> ++#include <linux/slab.h> ++#include <linux/types.h> ++ ++#include <linux/power/gpio-charger.h> ++ ++struct gpio_charger { ++ const struct gpio_charger_platform_data *pdata; ++ ++ int irq; ++ ++ struct power_supply charger; ++}; ++ ++static irqreturn_t gpio_charger_irq(int irq, void *devid) ++{ ++ struct power_supply *charger = devid; ++ power_supply_changed(charger); ++ ++ return IRQ_HANDLED; ++} ++ ++static inline struct gpio_charger *psy_to_gpio_charger(struct power_supply *psy) ++{ ++ return container_of(psy, struct gpio_charger, charger); ++} ++ ++static int gpio_charger_get_property(struct power_supply *psy, ++ enum power_supply_property psp, union power_supply_propval *val) ++{ ++ struct gpio_charger *gpio_charger = psy_to_gpio_charger(psy); ++ const struct gpio_charger_platform_data *pdata = gpio_charger->pdata; ++ ++ switch (psp) { ++ case POWER_SUPPLY_PROP_ONLINE: ++ val->intval = gpio_get_value(pdata->gpio); ++ val->intval ^= pdata->gpio_active_low; ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ return 0; ++} ++ ++static enum power_supply_property gpio_charger_properties[] = { ++ POWER_SUPPLY_PROP_ONLINE, ++}; ++ ++static int __devinit gpio_charger_probe(struct platform_device *pdev) ++{ ++ const struct gpio_charger_platform_data *pdata = pdev->dev.platform_data; ++ struct gpio_charger *gpio_charger; ++ struct power_supply *charger; ++ int ret; ++ ++ if (!pdata) { ++ dev_err(&pdev->dev, "No platform data"); ++ return -EINVAL; ++ } ++ ++ gpio_charger = kzalloc(sizeof(*gpio_charger), GFP_KERNEL); ++ ++ charger = &gpio_charger->charger; ++ ++ charger->name = pdata->name; ++ charger->type = pdata->type; ++ charger->properties = gpio_charger_properties; ++ charger->num_properties = ARRAY_SIZE(gpio_charger_properties); ++ charger->get_property = gpio_charger_get_property; ++ charger->supplied_to = pdata->batteries; ++ charger->num_supplicants = pdata->num_batteries; ++ ++ if (gpio_is_valid(pdata->gpio)) { ++ ret = gpio_request(pdata->gpio, dev_name(&pdev->dev)); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to request gpio pin: %d\n", ret); ++ goto err; ++ } ++ ret = gpio_direction_input(pdata->gpio); ++ if (ret) { ++ dev_err(&pdev->dev, "Failed to set gpio to input: %d\n", ret); ++ goto err_gpio_free; ++ } ++ ++ gpio_charger->irq = gpio_to_irq(pdata->gpio); ++ if (gpio_charger->irq >= 0) { ++ ret = request_irq(gpio_charger->irq, gpio_charger_irq, ++ IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING, ++ dev_name(&pdev->dev), charger); ++ if (ret) { ++ dev_warn(&pdev->dev, "Failed to request online gpio irq: %d\n", ret); ++ gpio_charger->irq = -1; ++ } ++ } ++ } ++ ++ gpio_charger->pdata = pdata; ++ ++ ret = power_supply_register(&pdev->dev, charger); ++ if (ret < 0) { ++ dev_err(&pdev->dev, "Failed to register power supply: %d\n", ret); ++ goto err_gpio_free; ++ } ++ ++ platform_set_drvdata(pdev, gpio_charger); ++ ++ return 0; ++ ++err_gpio_free: ++ if (gpio_is_valid(pdata->gpio)) { ++ if (gpio_charger->irq >= 0) ++ free_irq(gpio_charger->irq, charger); ++ gpio_free(pdata->gpio); ++ } ++err: ++ return ret; ++} ++ ++static int __devexit gpio_charger_remove(struct platform_device *pdev) ++{ ++ struct gpio_charger *gpio_charger = platform_get_drvdata(pdev); ++ const struct gpio_charger_platform_data *pdata = gpio_charger->pdata; ++ ++ power_supply_unregister(&gpio_charger->charger); ++ ++ if (gpio_is_valid(pdata->gpio)) { ++ if (gpio_charger->irq >= 0) ++ free_irq(gpio_charger->irq, &gpio_charger->charger); ++ gpio_free(pdata->gpio); ++ } ++ ++ platform_set_drvdata(pdev, NULL); ++ kfree(gpio_charger); ++ ++ return 0; ++} ++ ++static struct platform_driver gpio_charger_driver = { ++ .probe = gpio_charger_probe, ++ .remove = __devexit_p(gpio_charger_remove), ++ .driver = { ++ .name = "gpio-charger", ++ .owner = THIS_MODULE, ++ }, ++}; ++ ++static int __init gpio_charger_init(void) ++{ ++ return platform_driver_register(&gpio_charger_driver); ++} ++module_init(gpio_charger_init); ++ ++static void __exit gpio_charger_exit(void) ++{ ++ platform_driver_unregister(&gpio_charger_driver); ++} ++module_exit(gpio_charger_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("Driver for chargers indicating their status through a gpio"); ++MODULE_LICENSE("GPL"); ++MODULE_ALIAS("platform:gpio-charger"); +diff --git a/include/linux/power/gpio-charger.h b/include/linux/power/gpio-charger.h +new file mode 100644 +index 0000000..95cdfc3 +--- /dev/null ++++ b/include/linux/power/gpio-charger.h +@@ -0,0 +1,28 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#ifndef __LINUX_POWER_GPIO_CHARGER_H__ ++#define __LINUX_POWER_GPIO_CHARGER_H__ ++ ++struct gpio_charger_platform_data { ++ const char *name; ++ enum power_supply_type type; ++ int gpio; ++ int gpio_active_low; ++ ++ char **batteries; ++ size_t num_batteries; ++}; ++ ++#endif +-- +1.5.6.5 + diff --git a/target/linux/xburst/patches-2.6.35/107-pwm-beeper.patch b/target/linux/xburst/patches-2.6.35/107-pwm-beeper.patch new file mode 100644 index 0000000..9ed0023 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/107-pwm-beeper.patch @@ -0,0 +1,249 @@ +From d7894c598e2c1e5c1d173ca808694de523f1a06a Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 14 Jul 2010 00:25:21 -0700 +Subject: [PATCH] Input: Add pwm beeper driver + +This patch adds a simple driver which allows to use pwm based beepers (for +example piezo elements) as a pcspkr-like device. + +Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> +Signed-off-by: Dmitry Torokhov <dtor@mail.ru> +--- + drivers/input/misc/Kconfig | 11 ++ + drivers/input/misc/Makefile | 1 + + drivers/input/misc/pwm-beeper.c | 199 +++++++++++++++++++++++++++++++++++++++ + 3 files changed, 211 insertions(+), 0 deletions(-) + create mode 100644 drivers/input/misc/pwm-beeper.c + +--- a/drivers/input/misc/Kconfig ++++ b/drivers/input/misc/Kconfig +@@ -327,6 +327,17 @@ config INPUT_PCF8574 + To compile this driver as a module, choose M here: the + module will be called pcf8574_keypad. + ++config INPUT_PWM_BEEPER ++ tristate "PWM beeper support" ++ depends on HAVE_PWM ++ help ++ Say Y here to get support for PWM based beeper devices. ++ ++ If unsure, say N. ++ ++ To compile this driver as a module, choose M here: the module will be ++ called pwm-beeper. ++ + config INPUT_GPIO_ROTARY_ENCODER + tristate "Rotary encoders connected to GPIO pins" + depends on GPIOLIB && GENERIC_GPIO +--- a/drivers/input/misc/Makefile ++++ b/drivers/input/misc/Makefile +@@ -26,6 +26,7 @@ obj-$(CONFIG_INPUT_PCF50633_PMU) += pcf5 + obj-$(CONFIG_INPUT_PCF8574) += pcf8574_keypad.o + obj-$(CONFIG_INPUT_PCSPKR) += pcspkr.o + obj-$(CONFIG_INPUT_POWERMATE) += powermate.o ++obj-$(CONFIG_INPUT_PWM_BEEPER) += pwm-beeper.o + obj-$(CONFIG_INPUT_RB532_BUTTON) += rb532_button.o + obj-$(CONFIG_INPUT_GPIO_ROTARY_ENCODER) += rotary_encoder.o + obj-$(CONFIG_INPUT_SGI_BTNS) += sgi_btns.o +--- /dev/null ++++ b/drivers/input/misc/pwm-beeper.c +@@ -0,0 +1,199 @@ ++/* ++ * Copyright (C) 2010, Lars-Peter Clausen <lars@metafoo.de> ++ * PWM beeper driver ++ * ++ * This program is free software; you can redistribute it and/or modify it ++ * under the terms of the GNU General Public License as published by the ++ * Free Software Foundation; either version 2 of the License, or (at your ++ * option) any later version. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/input.h> ++#include <linux/module.h> ++#include <linux/kernel.h> ++#include <linux/platform_device.h> ++#include <linux/pwm.h> ++#include <linux/slab.h> ++ ++struct pwm_beeper { ++ struct input_dev *input; ++ struct pwm_device *pwm; ++ unsigned long period; ++}; ++ ++#define HZ_TO_NANOSECONDS(x) (1000000000UL/(x)) ++ ++static int pwm_beeper_event(struct input_dev *input, ++ unsigned int type, unsigned int code, int value) ++{ ++ int ret = 0; ++ struct pwm_beeper *beeper = input_get_drvdata(input); ++ unsigned long period; ++ ++ if (type != EV_SND || value < 0) ++ return -EINVAL; ++ ++ switch (code) { ++ case SND_BELL: ++ value = value ? 1000 : 0; ++ break; ++ case SND_TONE: ++ break; ++ default: ++ return -EINVAL; ++ } ++ ++ if (value == 0) { ++ pwm_config(beeper->pwm, 0, 0); ++ pwm_disable(beeper->pwm); ++ } else { ++ period = HZ_TO_NANOSECONDS(value); ++ ret = pwm_config(beeper->pwm, period / 2, period); ++ if (ret) ++ return ret; ++ ret = pwm_enable(beeper->pwm); ++ if (ret) ++ return ret; ++ beeper->period = period; ++ } ++ ++ return 0; ++} ++ ++static int __devinit pwm_beeper_probe(struct platform_device *pdev) ++{ ++ unsigned long pwm_id = (unsigned long)pdev->dev.platform_data; ++ struct pwm_beeper *beeper; ++ int error; ++ ++ beeper = kzalloc(sizeof(*beeper), GFP_KERNEL); ++ if (!beeper) ++ return -ENOMEM; ++ ++ beeper->pwm = pwm_request(pwm_id, "pwm beeper"); ++ ++ if (IS_ERR(beeper->pwm)) { ++ error = PTR_ERR(beeper->pwm); ++ dev_err(&pdev->dev, "Failed to request pwm device: %d\n", error); ++ goto err_free; ++ } ++ ++ beeper->input = input_allocate_device(); ++ if (!beeper->input) { ++ dev_err(&pdev->dev, "Failed to allocate input device\n"); ++ error = -ENOMEM; ++ goto err_pwm_free; ++ } ++ beeper->input->dev.parent = &pdev->dev; ++ ++ beeper->input->name = "pwm-beeper"; ++ beeper->input->phys = "pwm/input0"; ++ beeper->input->id.bustype = BUS_HOST; ++ beeper->input->id.vendor = 0x001f; ++ beeper->input->id.product = 0x0001; ++ beeper->input->id.version = 0x0100; ++ ++ beeper->input->evbit[0] = BIT(EV_SND); ++ beeper->input->sndbit[0] = BIT(SND_TONE) | BIT(SND_BELL); ++ ++ beeper->input->event = pwm_beeper_event; ++ ++ input_set_drvdata(beeper->input, beeper); ++ ++ error = input_register_device(beeper->input); ++ if (error) { ++ dev_err(&pdev->dev, "Failed to register input device: %d\n", error); ++ goto err_input_free; ++ } ++ ++ platform_set_drvdata(pdev, beeper); ++ ++ return 0; ++ ++err_input_free: ++ input_free_device(beeper->input); ++err_pwm_free: ++ pwm_free(beeper->pwm); ++err_free: ++ kfree(beeper); ++ ++ return error; ++} ++ ++static int __devexit pwm_beeper_remove(struct platform_device *pdev) ++{ ++ struct pwm_beeper *beeper = platform_get_drvdata(pdev); ++ ++ platform_set_drvdata(pdev, NULL); ++ input_unregister_device(beeper->input); ++ ++ pwm_disable(beeper->pwm); ++ pwm_free(beeper->pwm); ++ ++ kfree(beeper); ++ ++ return 0; ++} ++ ++#ifdef CONFIG_PM ++static int pwm_beeper_suspend(struct device *dev) ++{ ++ struct pwm_beeper *beeper = dev_get_drvdata(dev); ++ ++ if (beeper->period) ++ pwm_disable(beeper->pwm); ++ ++ return 0; ++} ++ ++static int pwm_beeper_resume(struct device *dev) ++{ ++ struct pwm_beeper *beeper = dev_get_drvdata(dev); ++ ++ if (beeper->period) { ++ pwm_config(beeper->pwm, beeper->period / 2, beeper->period); ++ pwm_enable(beeper->pwm); ++ } ++ ++ return 0; ++} ++ ++static SIMPLE_DEV_PM_OPS(pwm_beeper_pm_ops, ++ pwm_beeper_suspend, pwm_beeper_resume); ++ ++#define PWM_BEEPER_PM_OPS (&pwm_beeper_pm_ops) ++#else ++#define PWM_BEEPER_PM_OPS NULL ++#endif ++ ++static struct platform_driver pwm_beeper_driver = { ++ .probe = pwm_beeper_probe, ++ .remove = __devexit_p(pwm_beeper_remove), ++ .driver = { ++ .name = "pwm-beeper", ++ .owner = THIS_MODULE, ++ .pm = PWM_BEEPER_PM_OPS, ++ }, ++}; ++ ++static int __init pwm_beeper_init(void) ++{ ++ return platform_driver_register(&pwm_beeper_driver); ++} ++module_init(pwm_beeper_init); ++ ++static void __exit pwm_beeper_exit(void) ++{ ++ platform_driver_unregister(&pwm_beeper_driver); ++} ++module_exit(pwm_beeper_exit); ++ ++MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>"); ++MODULE_DESCRIPTION("PWM beeper driver"); ++MODULE_LICENSE("GPL"); ++MODULE_ALIAS("platform:pwm-beeper"); diff --git a/target/linux/xburst/patches-2.6.35/400-spi-gpio-3wire.patch b/target/linux/xburst/patches-2.6.35/400-spi-gpio-3wire.patch new file mode 100644 index 0000000..d60a851 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/400-spi-gpio-3wire.patch @@ -0,0 +1,180 @@ +From 62b6a295d39417293adcc81dc36b7edc56546814 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:23:01 +0200 +Subject: [PATCH] gpio spi 3wire + +--- + drivers/spi/spi_bitbang.c | 2 + + drivers/spi/spi_gpio.c | 60 ++++++++++++++++++++++++++------------ + include/linux/spi/spi_bitbang.h | 2 + + 3 files changed, 45 insertions(+), 19 deletions(-) + +--- a/drivers/spi/spi_bitbang.c ++++ b/drivers/spi/spi_bitbang.c +@@ -335,6 +335,8 @@ static void bitbang_work(struct work_str + */ + if (!m->is_dma_mapped) + t->rx_dma = t->tx_dma = 0; ++ if ((spi->mode & SPI_3WIRE) && bitbang->set_direction) ++ bitbang->set_direction(spi, t->tx_buf != NULL); + status = bitbang->txrx_bufs(spi, t); + } + if (status > 0) +--- a/drivers/spi/spi_gpio.c ++++ b/drivers/spi/spi_gpio.c +@@ -46,6 +46,8 @@ struct spi_gpio { + struct spi_bitbang bitbang; + struct spi_gpio_platform_data pdata; + struct platform_device *pdev; ++ ++ int miso_pin; + }; + + /*----------------------------------------------------------------------*/ +@@ -91,19 +93,16 @@ struct spi_gpio { + + /*----------------------------------------------------------------------*/ + +-static inline const struct spi_gpio_platform_data * __pure +-spi_to_pdata(const struct spi_device *spi) ++static inline const struct spi_gpio * __pure ++spi_to_spi_gpio(const struct spi_device *spi) + { + const struct spi_bitbang *bang; +- const struct spi_gpio *spi_gpio; + + bang = spi_master_get_devdata(spi->master); +- spi_gpio = container_of(bang, struct spi_gpio, bitbang); +- return &spi_gpio->pdata; ++ return container_of(bang, struct spi_gpio, bitbang); + } + +-/* this is #defined to avoid unused-variable warnings when inlining */ +-#define pdata spi_to_pdata(spi) ++#define pdata &(spi_to_spi_gpio(spi)->pdata) + + static inline void setsck(const struct spi_device *spi, int is_on) + { +@@ -117,10 +116,9 @@ static inline void setmosi(const struct + + static inline int getmiso(const struct spi_device *spi) + { +- return !!gpio_get_value(SPI_MISO_GPIO); ++ return !!gpio_get_value(spi_to_spi_gpio(spi)->miso_pin); + } + +-#undef pdata + + /* + * NOTE: to clock "as fast as we can", set spi_device.max_speed_hz +@@ -183,10 +181,16 @@ static u32 spi_gpio_txrx_word_mode3(stru + static void spi_gpio_chipselect(struct spi_device *spi, int is_active) + { + unsigned long cs = (unsigned long) spi->controller_data; ++ struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi); + + /* set initial clock polarity */ +- if (is_active) ++ if (is_active) { + setsck(spi, spi->mode & SPI_CPOL); ++ if (spi->mode & SPI_3WIRE) ++ spi_gpio->miso_pin = SPI_MOSI_GPIO; ++ else ++ spi_gpio->miso_pin = SPI_MISO_GPIO; ++ } + + if (cs != SPI_GPIO_NO_CHIPSELECT) { + /* SPI is normally active-low */ +@@ -202,6 +206,9 @@ static int spi_gpio_setup(struct spi_dev + if (spi->bits_per_word > 32) + return -EINVAL; + ++ if (!(spi->mode & SPI_3WIRE) && !gpio_is_valid(SPI_MISO_GPIO)) ++ return -EINVAL; ++ + if (!spi->controller_state) { + if (cs != SPI_GPIO_NO_CHIPSELECT) { + status = gpio_request(cs, dev_name(&spi->dev)); +@@ -219,6 +226,16 @@ static int spi_gpio_setup(struct spi_dev + return status; + } + ++static void spi_gpio_set_direction(struct spi_device *spi, bool is_tx) ++{ ++ if (is_tx) ++ gpio_direction_output(SPI_MISO_GPIO, 0); ++ else ++ gpio_direction_input(SPI_MISO_GPIO); ++} ++ ++#undef pdata ++ + static void spi_gpio_cleanup(struct spi_device *spi) + { + unsigned long cs = (unsigned long) spi->controller_data; +@@ -253,18 +270,20 @@ spi_gpio_request(struct spi_gpio_platfor + if (value) + goto done; + +- value = spi_gpio_alloc(SPI_MISO_GPIO, label, true); ++ value = spi_gpio_alloc(SPI_SCK_GPIO, label, false); + if (value) + goto free_mosi; + +- value = spi_gpio_alloc(SPI_SCK_GPIO, label, false); +- if (value) +- goto free_miso; ++ if (gpio_is_valid(SPI_MISO_GPIO)) { ++ value = spi_gpio_alloc(SPI_MISO_GPIO, label, true); ++ if (value) ++ goto free_sck; ++ } + + goto done; + +-free_miso: +- gpio_free(SPI_MISO_GPIO); ++free_sck: ++ gpio_free(SPI_SCK_GPIO); + free_mosi: + gpio_free(SPI_MOSI_GPIO); + done: +@@ -312,13 +331,15 @@ static int __devinit spi_gpio_probe(stru + spi_gpio->bitbang.txrx_word[SPI_MODE_2] = spi_gpio_txrx_word_mode2; + spi_gpio->bitbang.txrx_word[SPI_MODE_3] = spi_gpio_txrx_word_mode3; + spi_gpio->bitbang.setup_transfer = spi_bitbang_setup_transfer; +- spi_gpio->bitbang.flags = SPI_CS_HIGH; ++ spi_gpio->bitbang.set_direction = spi_gpio_set_direction; ++ spi_gpio->bitbang.flags = SPI_CS_HIGH | SPI_3WIRE; + + status = spi_bitbang_start(&spi_gpio->bitbang); + if (status < 0) { + spi_master_put(spi_gpio->bitbang.master); + gpio_free: +- gpio_free(SPI_MISO_GPIO); ++ if (gpio_is_valid(SPI_MOSI_GPIO)) ++ gpio_free(SPI_MISO_GPIO); + gpio_free(SPI_MOSI_GPIO); + gpio_free(SPI_SCK_GPIO); + spi_master_put(master); +@@ -342,7 +363,8 @@ static int __devexit spi_gpio_remove(str + + platform_set_drvdata(pdev, NULL); + +- gpio_free(SPI_MISO_GPIO); ++ if (gpio_is_valid(SPI_MISO_GPIO)) ++ gpio_free(SPI_MISO_GPIO); + gpio_free(SPI_MOSI_GPIO); + gpio_free(SPI_SCK_GPIO); + +--- a/include/linux/spi/spi_bitbang.h ++++ b/include/linux/spi/spi_bitbang.h +@@ -34,6 +34,8 @@ struct spi_bitbang { + u32 (*txrx_word[4])(struct spi_device *spi, + unsigned nsecs, + u32 word, u8 bits); ++ ++ void (*set_direction)(struct spi_device *, bool is_tx); + }; + + /* you can call these default bitbang->master methods from your custom diff --git a/target/linux/xburst/patches-2.6.35/420-fb-notifier-pre-post.patch b/target/linux/xburst/patches-2.6.35/420-fb-notifier-pre-post.patch new file mode 100644 index 0000000..9e8288b --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/420-fb-notifier-pre-post.patch @@ -0,0 +1,37 @@ +From 120357be9b85936519d6a141748c319745046f71 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:23:28 +0200 +Subject: [PATCH] Framebuffer notifier: Call notifier callbacks prior to blanking the screen + +--- + drivers/video/fbmem.c | 8 ++++++-- + 1 files changed, 6 insertions(+), 2 deletions(-) + +--- a/drivers/video/fbmem.c ++++ b/drivers/video/fbmem.c +@@ -1008,12 +1008,12 @@ fb_set_var(struct fb_info *info, struct + int + fb_blank(struct fb_info *info, int blank) + { +- int ret = -EINVAL; ++ int ret = 0; + + if (blank > FB_BLANK_POWERDOWN) + blank = FB_BLANK_POWERDOWN; + +- if (info->fbops->fb_blank) ++ if (info->fbops->fb_blank && blank == FB_BLANK_UNBLANK) + ret = info->fbops->fb_blank(blank, info); + + if (!ret) { +@@ -1024,6 +1024,10 @@ fb_blank(struct fb_info *info, int blank + fb_notifier_call_chain(FB_EVENT_BLANK, &event); + } + ++ if (info->fbops->fb_blank && blank != FB_BLANK_UNBLANK) ++ ret = info->fbops->fb_blank(blank, info); ++ ++ + return ret; + } + diff --git a/target/linux/xburst/patches-2.6.35/440-metronome.patch b/target/linux/xburst/patches-2.6.35/440-metronome.patch new file mode 100644 index 0000000..a279896 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/440-metronome.patch @@ -0,0 +1,1213 @@ +From c62dfb5d44444dd3add45e10c8950140dcb9f421 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 12 May 2010 14:24:46 +0200 +Subject: [PATCH] metronome patches + +--- + drivers/video/metronomefb.c | 788 +++++++++++++++++++++++++++++++++++++------ + include/video/metronomefb.h | 33 ++- + 2 files changed, 710 insertions(+), 111 deletions(-) + +--- a/drivers/video/metronomefb.c ++++ b/drivers/video/metronomefb.c +@@ -18,11 +18,13 @@ + * is provided as am200epd.c + * + */ ++ + #include <linux/module.h> + #include <linux/kernel.h> + #include <linux/errno.h> + #include <linux/string.h> + #include <linux/mm.h> ++#include <linux/slab.h> + #include <linux/vmalloc.h> + #include <linux/delay.h> + #include <linux/interrupt.h> +@@ -34,16 +36,25 @@ + #include <linux/dma-mapping.h> + #include <linux/uaccess.h> + #include <linux/irq.h> ++#include <linux/ctype.h> + + #include <video/metronomefb.h> + + #include <asm/unaligned.h> + +-/* Display specific information */ +-#define DPY_W 832 +-#define DPY_H 622 ++/* ++ * 12 is ok to avoid refreshing whole screen while small elements are changed, ++ * while forcing full refresh if largish dialog boxes or menus are ++ * shown/dismissed. ++ */ ++#define DEFAULT_MANUAL_REFRESH_THRESHOLD 12 ++ ++#define WF_MODE_INIT 0 /* Initialization */ ++#define WF_MODE_MU 1 /* Monochrome update */ ++#define WF_MODE_GU 2 /* Grayscale update */ ++#define WF_MODE_GC 3 /* Grayscale clearing */ + +-static int user_wfm_size; ++static int temp = 25; + + /* frame differs from image. frame includes non-visible pixels */ + struct epd_frame { +@@ -53,7 +64,7 @@ struct epd_frame { + int wfm_size; + }; + +-static struct epd_frame epd_frame_table[] = { ++static const struct epd_frame epd_frame_table[] = { + { + .fw = 832, + .fh = 622, +@@ -97,24 +108,40 @@ static struct epd_frame epd_frame_table[ + }, + .wfm_size = 46770, + }, ++ { ++ .fw = 800, ++ .fh = 600, ++ .config = { ++ 15 /* sdlew */ ++ | 2 << 8 /* sdosz */ ++ | 0 << 11 /* sdor */ ++ | 0 << 12 /* sdces */ ++ | 0 << 15, /* sdcer */ ++ 42 /* gdspl */ ++ | 1 << 8 /* gdr1 */ ++ | 1 << 9 /* sdshr */ ++ | 0 << 15, /* gdspp */ ++ 18 /* gdspw */ ++ | 0 << 15, /* dispc */ ++ 599 /* vdlc */ ++ | 0 << 11 /* dsi */ ++ | 0 << 12, /* dsic */ ++ }, ++ .wfm_size = 46901, ++ }, + }; + +-static struct fb_fix_screeninfo metronomefb_fix __devinitdata = { ++static const struct fb_fix_screeninfo metronomefb_fix __devinitconst = { + .id = "metronomefb", + .type = FB_TYPE_PACKED_PIXELS, + .visual = FB_VISUAL_STATIC_PSEUDOCOLOR, + .xpanstep = 0, + .ypanstep = 0, + .ywrapstep = 0, +- .line_length = DPY_W, + .accel = FB_ACCEL_NONE, + }; + +-static struct fb_var_screeninfo metronomefb_var __devinitdata = { +- .xres = DPY_W, +- .yres = DPY_H, +- .xres_virtual = DPY_W, +- .yres_virtual = DPY_H, ++static const struct fb_var_screeninfo metronomefb_var __devinitconst = { + .bits_per_pixel = 8, + .grayscale = 1, + .nonstd = 1, +@@ -167,7 +194,7 @@ static u16 calc_img_cksum(u16 *start, in + } + + /* here we decode the incoming waveform file and populate metromem */ +-static int __devinit load_waveform(u8 *mem, size_t size, int m, int t, ++static int load_waveform(u8 *mem, size_t size, int m, int t, + struct metronomefb_par *par) + { + int tta; +@@ -181,16 +208,12 @@ static int __devinit load_waveform(u8 *m + int mem_idx = 0; + struct waveform_hdr *wfm_hdr; + u8 *metromem = par->metromem_wfm; +- struct device *dev = par->info->dev; ++ struct device *dev = &par->pdev->dev; ++ u8 mc, trc; ++ u16 *p; ++ u16 img_cksum; + +- if (user_wfm_size) +- epd_frame_table[par->dt].wfm_size = user_wfm_size; +- +- if (size != epd_frame_table[par->dt].wfm_size) { +- dev_err(dev, "Error: unexpected size %Zd != %d\n", size, +- epd_frame_table[par->dt].wfm_size); +- return -EINVAL; +- } ++ dev_dbg(dev, "Loading waveforms, mode %d, temperature %d\n", m, t); + + wfm_hdr = (struct waveform_hdr *) mem; + +@@ -208,8 +231,9 @@ static int __devinit load_waveform(u8 *m + wfm_hdr->wfm_cs); + return -EINVAL; + } +- wfm_hdr->mc += 1; +- wfm_hdr->trc += 1; ++ mc = wfm_hdr->mc + 1; ++ trc = wfm_hdr->trc + 1; ++ + for (i = 0; i < 5; i++) { + if (*(wfm_hdr->stuff2a + i) != 0) { + dev_err(dev, "Error: unexpected value in padding\n"); +@@ -221,10 +245,10 @@ static int __devinit load_waveform(u8 *m + the waveform. presumably selecting the right one for the + desired temperature. it works out the offset of the first + v that exceeds the specified temperature */ +- if ((sizeof(*wfm_hdr) + wfm_hdr->trc) > size) ++ if ((sizeof(*wfm_hdr) + trc) > size) + return -EINVAL; + +- for (i = sizeof(*wfm_hdr); i <= sizeof(*wfm_hdr) + wfm_hdr->trc; i++) { ++ for (i = sizeof(*wfm_hdr); i <= sizeof(*wfm_hdr) + trc; i++) { + if (mem[i] > t) { + trn = i - sizeof(*wfm_hdr) - 1; + break; +@@ -232,7 +256,7 @@ static int __devinit load_waveform(u8 *m + } + + /* check temperature range table checksum */ +- cksum_idx = sizeof(*wfm_hdr) + wfm_hdr->trc + 1; ++ cksum_idx = sizeof(*wfm_hdr) + trc + 1; + if (cksum_idx > size) + return -EINVAL; + cksum = calc_cksum(sizeof(*wfm_hdr), cksum_idx, mem); +@@ -294,6 +318,7 @@ static int __devinit load_waveform(u8 *m + cksum_idx = wfm_idx; + if (cksum_idx > size) + return -EINVAL; ++ dev_dbg(dev, "mem_idx = %u\n", mem_idx); + cksum = calc_cksum(owfm_idx, cksum_idx, mem); + if (cksum != mem[cksum_idx]) { + dev_err(dev, "Error: bad waveform data cksum" +@@ -302,16 +327,47 @@ static int __devinit load_waveform(u8 *m + } + par->frame_count = (mem_idx/64); + ++ p = (u16 *)par->metromem_wfm; ++ img_cksum = calc_img_cksum(p, 16384 / 2); ++ p[16384 / 2] = __cpu_to_le16(img_cksum); ++ ++ par->current_wf_mode = m; ++ par->current_wf_temp = t; ++ + return 0; + } + ++static int check_err(struct metronomefb_par *par) ++{ ++ int res; ++ ++ res = par->board->get_err(par); ++ dev_dbg(&par->pdev->dev, "ERR = %d\n", res); ++ return res; ++} ++ ++static inline int wait_for_rdy(struct metronomefb_par *par) ++{ ++ int res = 0; ++ ++ if (!par->board->get_rdy(par)) ++ res = par->board->met_wait_event_intr(par); ++ ++ return res; ++} ++ + static int metronome_display_cmd(struct metronomefb_par *par) + { + int i; + u16 cs; + u16 opcode; +- static u8 borderval; ++ int res; + ++ res = wait_for_rdy(par); ++ if (res) ++ return res; ++ ++ dev_dbg(&par->pdev->dev, "%s: ENTER\n", __func__); + /* setup display command + we can't immediately set the opcode since the controller + will try parse the command before we've set it all up +@@ -324,8 +380,9 @@ static int metronome_display_cmd(struct + + /* set the args ( 2 bytes ) for display */ + i = 0; +- par->metromem_cmd->args[i] = 1 << 3 /* border update */ +- | ((borderval++ % 4) & 0x0F) << 4 ++ par->metromem_cmd->args[i] = 0 << 3 /* border update */ ++ | (3 << 4) ++// | ((borderval++ % 4) & 0x0F) << 4 + | (par->frame_count - 1) << 8; + cs += par->metromem_cmd->args[i++]; + +@@ -335,21 +392,25 @@ static int metronome_display_cmd(struct + par->metromem_cmd->csum = cs; + par->metromem_cmd->opcode = opcode; /* display cmd */ + +- return par->board->met_wait_event_intr(par); ++ return 0; ++ + } + + static int __devinit metronome_powerup_cmd(struct metronomefb_par *par) + { + int i; + u16 cs; ++ int res; + ++ dev_dbg(&par->pdev->dev, "%s: ENTER\n", __func__); + /* setup power up command */ + par->metromem_cmd->opcode = 0x1234; /* pwr up pseudo cmd */ + cs = par->metromem_cmd->opcode; + + /* set pwr1,2,3 to 1024 */ + for (i = 0; i < 3; i++) { +- par->metromem_cmd->args[i] = 1024; ++// par->metromem_cmd->args[i] = 1024; ++ par->metromem_cmd->args[i] = 100; + cs += par->metromem_cmd->args[i]; + } + +@@ -364,7 +425,9 @@ static int __devinit metronome_powerup_c + msleep(1); + par->board->set_stdby(par, 1); + +- return par->board->met_wait_event(par); ++ res = par->board->met_wait_event(par); ++ dev_dbg(&par->pdev->dev, "%s: EXIT: %d\n", __func__, res); ++ return res; + } + + static int __devinit metronome_config_cmd(struct metronomefb_par *par) +@@ -373,8 +436,9 @@ static int __devinit metronome_config_cm + we can't immediately set the opcode since the controller + will try parse the command before we've set it all up */ + +- memcpy(par->metromem_cmd->args, epd_frame_table[par->dt].config, +- sizeof(epd_frame_table[par->dt].config)); ++ dev_dbg(&par->pdev->dev, "%s: ENTER\n", __func__); ++ memcpy(par->metromem_cmd->args, par->epd_frame->config, ++ sizeof(par->epd_frame->config)); + /* the rest are 0 */ + memset((u8 *) (par->metromem_cmd->args + 4), 0, (32-4)*2); + +@@ -395,11 +459,12 @@ static int __devinit metronome_init_cmd( + will try parse the command before we've set it all up + so we just set cs here and set the opcode at the end */ + ++ dev_dbg(&par->pdev->dev, "%s: ENTER\n", __func__); + cs = 0xCC20; + + /* set the args ( 2 bytes ) for init */ + i = 0; +- par->metromem_cmd->args[i] = 0; ++ par->metromem_cmd->args[i] = 0x0007; + cs += par->metromem_cmd->args[i++]; + + /* the rest are 0 */ +@@ -411,76 +476,268 @@ static int __devinit metronome_init_cmd( + return par->board->met_wait_event(par); + } + +-static int __devinit metronome_init_regs(struct metronomefb_par *par) ++static int metronome_bootup(struct metronomefb_par *par) + { + int res; + +- res = par->board->setup_io(par); +- if (res) +- return res; +- + res = metronome_powerup_cmd(par); +- if (res) +- return res; ++ if (res) { ++ dev_err(&par->pdev->dev, "metronomefb: POWERUP cmd failed\n"); ++ goto finish; ++ } + ++ check_err(par); + res = metronome_config_cmd(par); +- if (res) +- return res; ++ if (res) { ++ dev_err(&par->pdev->dev, "metronomefb: CONFIG cmd failed\n"); ++ goto finish; ++ } ++ check_err(par); + + res = metronome_init_cmd(par); ++ if (res) ++ dev_err(&par->pdev->dev, "metronomefb: INIT cmd failed\n"); ++ check_err(par); ++ ++finish: ++ return res; ++} ++ ++static int __devinit metronome_init_regs(struct metronomefb_par *par) ++{ ++ int res; ++ ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_ON); ++ ++ res = metronome_bootup(par); + + return res; + } + +-static void metronomefb_dpy_update(struct metronomefb_par *par) ++static uint16_t metronomefb_update_img_buffer_rotated(struct metronomefb_par *par) + { +- int fbsize; +- u16 cksum; +- unsigned char *buf = (unsigned char __force *)par->info->screen_base; ++ int x, y; ++ int xstep, ystep; ++ int i, j; ++ uint16_t cksum = 0; ++ uint8_t *buf = par->info->screen_base; ++ uint32_t *img = (uint32_t *)(par->metromem_img); ++ int fw = par->epd_frame->fw; ++ int fh = par->epd_frame->fh; ++ int fw_buf = fw / 4; ++ uint32_t *fxbuckets = par->fxbuckets; ++ uint32_t *fybuckets = par->fybuckets; ++ uint32_t diff; ++ uint32_t tmp; ++ ++ switch (par->rotation) { ++ case FB_ROTATE_CW: ++ xstep = -fh; ++ ystep = fw * fh + 1; ++ j = (fw - 1) * fh; ++ break; ++ case FB_ROTATE_UD: ++ xstep = -1; ++ ystep = 0; ++ j = fw * fh - 1; ++ break; ++ case FB_ROTATE_CCW: ++ xstep = fh; ++ ystep = -fw * fh - 1; ++ j = fh - 1; ++ break; ++ default: ++ BUG(); ++ break; ++ } + +- fbsize = par->info->fix.smem_len; +- /* copy from vm to metromem */ +- memcpy(par->metromem_img, buf, fbsize); ++ memset(fxbuckets, 0, fw_buf * sizeof(*fxbuckets)); ++ memset(fybuckets, 0, fh * sizeof(*fybuckets)); ++ ++ i = 0; ++ for (y = 0; y < fh; y++) { ++ for(x = 0; x < fw_buf; x++, i++) { ++ tmp = (buf[j] << 5); ++ j += xstep; ++ tmp |= (buf[j] << 13); ++ j += xstep; ++ tmp |= (buf[j] << 21); ++ j += xstep; ++ tmp |= (buf[j] << 29); ++ j += xstep; ++ tmp &= 0xe0e0e0e0; ++ ++ img[i] &= 0xf0f0f0f0; ++ diff = img[i] ^ tmp; ++ ++ fxbuckets[x] |= diff; ++ fybuckets[y] |= diff; ++ ++ img[i] = (img[i] >> 4) | tmp; ++ cksum += img[i] & 0x0000ffff; ++ cksum += (img[i] >> 16); + +- cksum = calc_img_cksum((u16 *) par->metromem_img, fbsize/2); +- *((u16 *)(par->metromem_img) + fbsize/2) = cksum; +- metronome_display_cmd(par); ++ } ++ j += ystep; ++ } ++ ++ return cksum; + } + +-static u16 metronomefb_dpy_update_page(struct metronomefb_par *par, int index) ++static uint16_t metronomefb_update_img_buffer_normal(struct metronomefb_par *par) + { +- int i; +- u16 csum = 0; +- u16 *buf = (u16 __force *)(par->info->screen_base + index); +- u16 *img = (u16 *)(par->metromem_img + index); +- +- /* swizzle from vm to metromem and recalc cksum at the same time*/ +- for (i = 0; i < PAGE_SIZE/2; i++) { +- *(img + i) = (buf[i] << 5) & 0xE0E0; +- csum += *(img + i); ++ int x, y, i; ++ uint16_t cksum = 0; ++ uint32_t *buf = (uint32_t __force *)par->info->screen_base; ++ uint32_t *img = (uint32_t *)(par->metromem_img); ++ uint32_t diff; ++ uint32_t tmp; ++ int fw = par->epd_frame->fw; ++ int fh = par->epd_frame->fh; ++ int fw_buf = fw / sizeof(*buf); ++ uint32_t *fxbuckets = par->fxbuckets; ++ uint32_t *fybuckets = par->fybuckets; ++ ++ memset(fxbuckets, 0, fw_buf * sizeof(*fxbuckets)); ++ memset(fybuckets, 0, fh * sizeof(*fybuckets)); ++ ++ i = 0; ++ for (y = 0; y < fh; y++) { ++ for(x = 0; x < fw_buf; x++, i++) { ++ tmp = (buf[i] << 5) & 0xe0e0e0e0; ++ img[i] &= 0xf0f0f0f0; ++ diff = img[i] ^ tmp; ++ ++ fxbuckets[x] |= diff; ++ fybuckets[y] |= diff; ++ ++ img[i] = (img[i] >> 4) | tmp; ++ cksum += img[i] & 0x0000ffff; ++ cksum += (img[i] >> 16); ++ } + } +- return csum; ++ ++ return cksum; ++} ++ ++static unsigned int metronomefb_get_change_count(struct metronomefb_par *par) ++{ ++ int min_x; ++ int max_x; ++ int min_y; ++ int max_y; ++ int fw = par->epd_frame->fw / 4; ++ int fh = par->epd_frame->fh; ++ unsigned int change_count; ++ uint32_t *fxbuckets = par->fxbuckets; ++ uint32_t *fybuckets = par->fybuckets; ++ ++ for (min_x = 0; min_x < fw; ++min_x) { ++ if(fxbuckets[min_x]) ++ break; ++ } ++ ++ for (max_x = fw - 1; max_x >= 0; --max_x) { ++ if(fxbuckets[max_x]) ++ break; ++ } ++ ++ for (min_y = 0; min_y < fh; min_y++) { ++ if(fybuckets[min_y]) ++ break; ++ } ++ ++ for (max_y = fh - 1; max_y >= 0; --max_y) { ++ if(fybuckets[max_y]) ++ break; ++ } ++ ++ if ((min_x > max_x) || (min_y > max_y)) ++ change_count = 0; ++ else ++ change_count = (max_x - min_x + 1) * (max_y - min_y + 1) * 4; ++ ++ dev_dbg(&par->pdev->dev, "min_x = %d, max_x = %d, min_y = %d, max_y = %d\n", ++ min_x, max_x, min_y, max_y); ++ ++ return change_count; ++} ++ ++static void metronomefb_dpy_update(struct metronomefb_par *par, int clear_all) ++{ ++ unsigned int fbsize = par->info->fix.smem_len; ++ uint16_t cksum; ++ int m; ++ ++ wait_for_rdy(par); ++ ++ if (par->rotation == 0) ++ cksum = metronomefb_update_img_buffer_normal(par); ++ else ++ cksum = metronomefb_update_img_buffer_rotated(par); ++ ++ *par->metromem_img_csum = __cpu_to_le16(cksum); ++ ++ if (clear_all || par->is_first_update || ++ (par->partial_updates_count == par->partial_autorefresh_interval)) { ++ m = WF_MODE_GC; ++ par->partial_updates_count = 0; ++ } else { ++ int change_count = metronomefb_get_change_count(par); ++ if (change_count < fbsize / 100 * par->manual_refresh_threshold) ++ m = WF_MODE_GU; ++ else ++ m = WF_MODE_GC; ++ ++ dev_dbg(&par->pdev->dev, "change_count = %u, treshold = %u%% (%u pixels)\n", ++ change_count, par->manual_refresh_threshold, ++ fbsize / 100 * par->manual_refresh_threshold); ++ ++par->partial_updates_count; ++ } ++ ++ if (m != par->current_wf_mode) ++ load_waveform((u8 *) par->firmware->data, par->firmware->size, ++ m, par->current_wf_temp, par); ++ ++ for (;;) { ++ if (likely(!check_err(par))) { ++ metronome_display_cmd(par); ++ break; ++ } ++ ++ par->board->set_stdby(par, 0); ++ dev_warn(&par->pdev->dev, "Resetting Metronome\n"); ++ par->board->set_rst(par, 0); ++ mdelay(1); ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_OFF); ++ ++ mdelay(1); ++ load_waveform((u8 *) par->firmware->data, par->firmware->size, ++ WF_MODE_GC, par->current_wf_temp, par); ++ ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_ON); ++ metronome_bootup(par); ++ } ++ ++ par->is_first_update = 0; + } + + /* this is called back from the deferred io workqueue */ + static void metronomefb_dpy_deferred_io(struct fb_info *info, + struct list_head *pagelist) + { +- u16 cksum; +- struct page *cur; +- struct fb_deferred_io *fbdefio = info->fbdefio; + struct metronomefb_par *par = info->par; + +- /* walk the written page list and swizzle the data */ +- list_for_each_entry(cur, &fbdefio->pagelist, lru) { +- cksum = metronomefb_dpy_update_page(par, +- (cur->index << PAGE_SHIFT)); +- par->metromem_img_csum -= par->csum_table[cur->index]; +- par->csum_table[cur->index] = cksum; +- par->metromem_img_csum += cksum; +- } +- +- metronome_display_cmd(par); ++ /* We will update entire display because we need to change ++ * 'previous image' field in pixels which was changed at ++ * previous refresh ++ */ ++ mutex_lock(&par->lock); ++ metronomefb_dpy_update(par, 0); ++ mutex_unlock(&par->lock); + } + + static void metronomefb_fillrect(struct fb_info *info, +@@ -488,8 +745,10 @@ static void metronomefb_fillrect(struct + { + struct metronomefb_par *par = info->par; + ++ mutex_lock(&par->lock); + sys_fillrect(info, rect); +- metronomefb_dpy_update(par); ++ metronomefb_dpy_update(par, 0); ++ mutex_unlock(&par->lock); + } + + static void metronomefb_copyarea(struct fb_info *info, +@@ -497,8 +756,10 @@ static void metronomefb_copyarea(struct + { + struct metronomefb_par *par = info->par; + ++ mutex_lock(&par->lock); + sys_copyarea(info, area); +- metronomefb_dpy_update(par); ++ metronomefb_dpy_update(par, 0); ++ mutex_unlock(&par->lock); + } + + static void metronomefb_imageblit(struct fb_info *info, +@@ -506,8 +767,10 @@ static void metronomefb_imageblit(struct + { + struct metronomefb_par *par = info->par; + ++ mutex_lock(&par->lock); + sys_imageblit(info, image); +- metronomefb_dpy_update(par); ++ metronomefb_dpy_update(par, 0); ++ mutex_unlock(&par->lock); + } + + /* +@@ -545,30 +808,229 @@ static ssize_t metronomefb_write(struct + + dst = (void __force *)(info->screen_base + p); + ++ mutex_lock(&par->lock); ++ + if (copy_from_user(dst, buf, count)) + err = -EFAULT; + + if (!err) + *ppos += count; + +- metronomefb_dpy_update(par); ++ metronomefb_dpy_update(par, 0); ++ mutex_unlock(&par->lock); + + return (err) ? err : count; + } + ++static int metronome_check_var(struct fb_var_screeninfo *var, struct fb_info *info) ++{ ++ struct metronomefb_par *par = info->par; ++ ++ var->grayscale = 1; ++ ++ switch (par->rotation) { ++ case FB_ROTATE_CW: ++ case FB_ROTATE_CCW: ++ if (par->epd_frame->fw == var->yres && par->epd_frame->fh == var->xres) ++ return 0; ++ break; ++ case FB_ROTATE_UD: ++ default: ++ if (par->epd_frame->fw == var->xres && par->epd_frame->fh == var->yres) ++ return 0; ++ break; ++ } ++ ++ return -EINVAL; ++} ++ ++static int metronomefb_set_par(struct fb_info *info) ++{ ++ struct metronomefb_par *par = info->par; ++ ++ par->rotation = (par->board->panel_rotation + info->var.rotate) % 4; ++ ++ switch (par->rotation) { ++ case FB_ROTATE_CW: ++ case FB_ROTATE_CCW: ++ info->fix.line_length = par->epd_frame->fh; ++ break; ++ case FB_ROTATE_UD: ++ default: ++ info->fix.line_length = par->epd_frame->fw; ++ break; ++ } ++ ++ mutex_lock(&par->lock); ++ metronomefb_dpy_update(info->par, 1); ++ mutex_unlock(&par->lock); ++ ++ return 0; ++} ++ + static struct fb_ops metronomefb_ops = { + .owner = THIS_MODULE, + .fb_write = metronomefb_write, + .fb_fillrect = metronomefb_fillrect, + .fb_copyarea = metronomefb_copyarea, + .fb_imageblit = metronomefb_imageblit, ++ .fb_check_var = metronome_check_var, ++ .fb_set_par = metronomefb_set_par, + }; + + static struct fb_deferred_io metronomefb_defio = { +- .delay = HZ, ++ .delay = HZ / 4, + .deferred_io = metronomefb_dpy_deferred_io, + }; + ++static ssize_t metronomefb_defio_delay_show(struct device *dev, ++ struct device_attribute *attr, char *buf) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ ++ sprintf(buf, "%lu\n", info->fbdefio->delay * 1000 / HZ); ++ return strlen(buf) + 1; ++} ++ ++static ssize_t metronomefb_defio_delay_store(struct device *dev, ++ struct device_attribute *attr, const char *buf, size_t size) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ char *after; ++ unsigned long state = simple_strtoul(buf, &after, 10); ++ size_t count = after - buf; ++ ssize_t ret = -EINVAL; ++ ++ if (*after && isspace(*after)) ++ count++; ++ ++ state = state * HZ / 1000; ++ ++ if (!state) ++ state = 1; ++ ++ if (count == size) { ++ ret = count; ++ info->fbdefio->delay = state; ++ } ++ ++ return ret; ++} ++ ++static ssize_t metronomefb_manual_refresh_thr_show(struct device *dev, ++ struct device_attribute *attr, char *buf) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ ++ return sprintf(buf, "%u\n", par->manual_refresh_threshold); ++} ++ ++static ssize_t metronomefb_manual_refresh_thr_store(struct device *dev, ++ struct device_attribute *attr, const char *buf, size_t size) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ char *after; ++ unsigned long val = simple_strtoul(buf, &after, 10); ++ size_t count = after - buf; ++ ssize_t ret = -EINVAL; ++ ++ if (*after && isspace(*after)) ++ count++; ++ ++ if (val > 100) ++ return -EINVAL; ++ ++ ++ if (count == size) { ++ ret = count; ++ par->manual_refresh_threshold = val; ++ } ++ ++ return ret; ++} ++ ++static ssize_t metronomefb_autorefresh_interval_show(struct device *dev, ++ struct device_attribute *attr, char *buf) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ ++ return sprintf(buf, "%u\n", par->partial_autorefresh_interval); ++} ++ ++static ssize_t metronomefb_autorefresh_interval_store(struct device *dev, ++ struct device_attribute *attr, const char *buf, size_t size) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ char *after; ++ unsigned long val = simple_strtoul(buf, &after, 10); ++ size_t count = after - buf; ++ ssize_t ret = -EINVAL; ++ ++ if (*after && isspace(*after)) ++ count++; ++ ++ if (val > 100) ++ return -EINVAL; ++ ++ ++ if (count == size) { ++ ret = count; ++ par->partial_autorefresh_interval = val; ++ } ++ ++ return ret; ++} ++ ++static ssize_t metronomefb_temp_show(struct device *dev, ++ struct device_attribute *attr, char *buf) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ ++ return sprintf(buf, "%u\n", par->current_wf_temp); ++} ++ ++static ssize_t metronomefb_temp_store(struct device *dev, ++ struct device_attribute *attr, const char *buf, size_t size) ++{ ++ struct fb_info *info = dev_get_drvdata(dev); ++ struct metronomefb_par *par = info->par; ++ char *after; ++ unsigned long val = simple_strtoul(buf, &after, 10); ++ size_t count = after - buf; ++ ssize_t ret = -EINVAL; ++ ++ if (*after && isspace(*after)) ++ count++; ++ ++ if (val > 100) ++ return -EINVAL; ++ ++ ++ if (count == size) { ++ ret = count; ++ if (val != par->current_wf_temp) ++ load_waveform((u8 *) par->firmware->data, par->firmware->size, ++ par->current_wf_mode, val, par); ++ } ++ ++ return ret; ++} ++ ++DEVICE_ATTR(defio_delay, 0644, ++ metronomefb_defio_delay_show, metronomefb_defio_delay_store); ++DEVICE_ATTR(manual_refresh_threshold, 0644, ++ metronomefb_manual_refresh_thr_show, metronomefb_manual_refresh_thr_store); ++DEVICE_ATTR(temp, 0644, ++ metronomefb_temp_show, metronomefb_temp_store); ++DEVICE_ATTR(autorefresh_interval, 0644, ++ metronomefb_autorefresh_interval_show, metronomefb_autorefresh_interval_store); ++ ++ + static int __devinit metronomefb_probe(struct platform_device *dev) + { + struct fb_info *info; +@@ -607,6 +1069,9 @@ static int __devinit metronomefb_probe(s + + panel_type = board->get_panel_type(); + switch (panel_type) { ++ case 5: ++ epd_dt_index = 3; ++ break; + case 6: + epd_dt_index = 0; + break; +@@ -632,29 +1097,59 @@ static int __devinit metronomefb_probe(s + if (!videomemory) + goto err_fb_rel; + +- memset(videomemory, 0, videomemorysize); ++ memset(videomemory, 0xff, videomemorysize); + + info->screen_base = (char __force __iomem *)videomemory; + info->fbops = &metronomefb_ops; + +- metronomefb_fix.line_length = fw; +- metronomefb_var.xres = fw; +- metronomefb_var.yres = fh; +- metronomefb_var.xres_virtual = fw; +- metronomefb_var.yres_virtual = fh; + info->var = metronomefb_var; + info->fix = metronomefb_fix; +- info->fix.smem_len = videomemorysize; ++ switch (board->panel_rotation) { ++ case FB_ROTATE_CW: ++ case FB_ROTATE_CCW: ++ info->var.xres = fh; ++ info->var.yres = fw; ++ info->var.xres_virtual = fh; ++ info->var.yres_virtual = fw; ++ info->fix.line_length = fh; ++ break; ++ case FB_ROTATE_UD: ++ default: ++ info->var.xres = fw; ++ info->var.yres = fh; ++ info->var.xres_virtual = fw; ++ info->var.yres_virtual = fh; ++ info->fix.line_length = fw; ++ break; ++ } ++ info->fix.smem_len = fw * fh; /* Real size of image area */ + par = info->par; + par->info = info; + par->board = board; +- par->dt = epd_dt_index; ++ par->epd_frame = &epd_frame_table[epd_dt_index]; ++ par->pdev = dev; ++ ++ par->rotation = board->panel_rotation; ++ ++ par->fxbuckets = kmalloc((fw / 4 + 1) * sizeof(*par->fxbuckets), GFP_KERNEL); ++ if (!par->fxbuckets) ++ goto err_vfree; ++ ++ par->fybuckets = kmalloc(fh * sizeof(*par->fybuckets), GFP_KERNEL); ++ if (!par->fybuckets) ++ goto err_fxbuckets; ++ + init_waitqueue_head(&par->waitq); ++ par->manual_refresh_threshold = DEFAULT_MANUAL_REFRESH_THRESHOLD; ++ par->partial_autorefresh_interval = 256; ++ par->partial_updates_count = 0; ++ par->is_first_update = 1; ++ mutex_init(&par->lock); + + /* this table caches per page csum values. */ + par->csum_table = vmalloc(videomemorysize/PAGE_SIZE); + if (!par->csum_table) +- goto err_vfree; ++ goto err_fybuckets; + + /* the physical framebuffer that we use is setup by + * the platform device driver. It will provide us +@@ -684,13 +1179,19 @@ static int __devinit metronomefb_probe(s + goto err_csum_table; + } + +- retval = load_waveform((u8 *) fw_entry->data, fw_entry->size, 3, 31, ++ retval = load_waveform((u8 *) fw_entry->data, fw_entry->size, WF_MODE_GC, temp, + par); +- release_firmware(fw_entry); + if (retval < 0) { + dev_err(&dev->dev, "Failed processing waveform\n"); + goto err_csum_table; + } ++ par->firmware = fw_entry; ++ ++ retval = board->setup_io(par); ++ if (retval) { ++ dev_err(&dev->dev, "metronomefb: setup_io() failed\n"); ++ goto err_csum_table; ++ } + + if (board->setup_irq(info)) + goto err_csum_table; +@@ -712,7 +1213,7 @@ static int __devinit metronomefb_probe(s + + /* set cmap */ + for (i = 0; i < 8; i++) +- info->cmap.red[i] = (((2*i)+1)*(0xFFFF))/16; ++ info->cmap.red[i] = ((2 * i + 1)*(0xFFFF))/16; + memcpy(info->cmap.green, info->cmap.red, sizeof(u16)*8); + memcpy(info->cmap.blue, info->cmap.red, sizeof(u16)*8); + +@@ -722,18 +1223,47 @@ static int __devinit metronomefb_probe(s + + platform_set_drvdata(dev, info); + +- dev_dbg(&dev->dev, ++ retval = device_create_file(info->dev, &dev_attr_defio_delay); ++ if (retval) ++ goto err_devattr_defio_delay; ++ ++ retval = device_create_file(info->dev, &dev_attr_manual_refresh_threshold); ++ if (retval) ++ goto err_devattr_manual_refresh_thr; ++ ++ retval = device_create_file(info->dev, &dev_attr_temp); ++ if (retval) ++ goto err_devattr_temp; ++ ++ retval = device_create_file(info->dev, &dev_attr_autorefresh_interval); ++ if (retval) ++ goto err_devattr_autorefresh; ++ ++ dev_info(&dev->dev, + "fb%d: Metronome frame buffer device, using %dK of video" + " memory\n", info->node, videomemorysize >> 10); + + return 0; + ++ device_remove_file(info->dev, &dev_attr_autorefresh_interval); ++err_devattr_autorefresh: ++ device_remove_file(info->dev, &dev_attr_temp); ++err_devattr_temp: ++ device_remove_file(info->dev, &dev_attr_manual_refresh_threshold); ++err_devattr_manual_refresh_thr: ++ device_remove_file(info->dev, &dev_attr_defio_delay); ++err_devattr_defio_delay: ++ unregister_framebuffer(info); + err_cmap: + fb_dealloc_cmap(&info->cmap); + err_free_irq: + board->cleanup(par); + err_csum_table: + vfree(par->csum_table); ++err_fybuckets: ++ kfree(par->fybuckets); ++err_fxbuckets: ++ kfree(par->fxbuckets); + err_vfree: + vfree(videomemory); + err_fb_rel: +@@ -750,26 +1280,76 @@ static int __devexit metronomefb_remove( + if (info) { + struct metronomefb_par *par = info->par; + ++ par->board->set_stdby(par, 0); ++ mdelay(1); ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_OFF); ++ ++ device_remove_file(info->dev, &dev_attr_autorefresh_interval); ++ device_remove_file(info->dev, &dev_attr_temp); ++ device_remove_file(info->dev, &dev_attr_manual_refresh_threshold); ++ device_remove_file(info->dev, &dev_attr_defio_delay); + unregister_framebuffer(info); + fb_deferred_io_cleanup(info); + fb_dealloc_cmap(&info->cmap); + par->board->cleanup(par); + vfree(par->csum_table); ++ kfree(par->fybuckets); ++ kfree(par->fxbuckets); + vfree((void __force *)info->screen_base); + module_put(par->board->owner); ++ release_firmware(par->firmware); + dev_dbg(&dev->dev, "calling release\n"); + framebuffer_release(info); + } + return 0; + } + ++#ifdef CONFIG_PM ++static int metronomefb_suspend(struct platform_device *pdev, pm_message_t message) ++{ ++ struct fb_info *info = platform_get_drvdata(pdev); ++ struct metronomefb_par *par = info->par; ++ ++ par->board->set_stdby(par, 0); ++ par->board->set_rst(par, 0); ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_OFF); ++ ++ ++ return 0; ++} ++ ++static int metronomefb_resume(struct platform_device *pdev) ++{ ++ struct fb_info *info = platform_get_drvdata(pdev); ++ struct metronomefb_par *par = info->par; ++ ++ if (par->board->power_ctl) ++ par->board->power_ctl(par, METRONOME_POWER_ON); ++ ++ mutex_lock(&par->lock); ++ metronome_bootup(par); ++ mutex_unlock(&par->lock); ++ ++ return 0; ++} ++ ++#else ++#define metronomefb_suspend NULL ++#define metronomefb_resume NULL ++#endif ++ ++ + static struct platform_driver metronomefb_driver = { +- .probe = metronomefb_probe, +- .remove = metronomefb_remove, +- .driver = { +- .owner = THIS_MODULE, +- .name = "metronomefb", +- }, ++ .driver = { ++ .owner = THIS_MODULE, ++ .name = "metronomefb", ++ }, ++ .probe = metronomefb_probe, ++ .remove = __devexit_p(metronomefb_remove), ++ .suspend = metronomefb_suspend, ++ .resume = metronomefb_resume, + }; + + static int __init metronomefb_init(void) +@@ -782,8 +1362,8 @@ static void __exit metronomefb_exit(void + platform_driver_unregister(&metronomefb_driver); + } + +-module_param(user_wfm_size, uint, 0); +-MODULE_PARM_DESC(user_wfm_size, "Set custom waveform size"); ++module_param(temp, int, 0); ++MODULE_PARM_DESC(temp, "Set current temperature"); + + module_init(metronomefb_init); + module_exit(metronomefb_exit); +--- a/include/video/metronomefb.h ++++ b/include/video/metronomefb.h +@@ -17,7 +17,9 @@ struct metromem_cmd { + u16 opcode; + u16 args[((64-2)/2)]; + u16 csum; +-}; ++} __attribute__((packed)); ++ ++struct epd_frame; + + /* struct used by metronome. board specific stuff comes from *board */ + struct metronomefb_par { +@@ -27,19 +29,40 @@ struct metronomefb_par { + u16 *metromem_img_csum; + u16 *csum_table; + dma_addr_t metromem_dma; ++ const struct firmware *firmware; + struct fb_info *info; + struct metronome_board *board; ++ struct platform_device *pdev; + wait_queue_head_t waitq; + u8 frame_count; + int extra_size; +- int dt; ++ int current_wf_mode; ++ int current_wf_temp; ++ unsigned int manual_refresh_threshold; ++ unsigned int partial_autorefresh_interval; ++ const struct epd_frame *epd_frame; ++ u32 *fxbuckets; ++ u32 *fybuckets; ++ ++ int rotation; ++ ++ unsigned int partial_updates_count; ++ unsigned is_first_update:1; ++ ++ struct mutex lock; + }; + ++#define METRONOME_POWER_OFF 0 ++#define METRONOME_POWER_ON 1 ++ + /* board specific routines and data */ + struct metronome_board { + struct module *owner; /* the platform device */ ++ void (*power_ctl)(struct metronomefb_par *, int); + void (*set_rst)(struct metronomefb_par *, int); + void (*set_stdby)(struct metronomefb_par *, int); ++ int (*get_err)(struct metronomefb_par *); ++ int (*get_rdy)(struct metronomefb_par *); + void (*cleanup)(struct metronomefb_par *); + int (*met_wait_event)(struct metronomefb_par *); + int (*met_wait_event_intr)(struct metronomefb_par *); +@@ -47,11 +70,7 @@ struct metronome_board { + int (*setup_fb)(struct metronomefb_par *); + int (*setup_io)(struct metronomefb_par *); + int (*get_panel_type)(void); +- unsigned char *metromem; +- int fw; +- int fh; +- int wfm_size; +- struct fb_info *host_fbinfo; /* the host LCD controller's fbi */ ++ int panel_rotation; + }; + + #endif diff --git a/target/linux/xburst/patches-2.6.35/500-modifier-keys.patch b/target/linux/xburst/patches-2.6.35/500-modifier-keys.patch new file mode 100644 index 0000000..f8e796f --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/500-modifier-keys.patch @@ -0,0 +1,604 @@ +From b4ff7a46dd3f64801f7fc6e4c8083b67934fce1c Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Sat, 24 Apr 2010 12:22:25 +0200 +Subject: [PATCH] Modify keymap for ben nanonote + +--- + drivers/char/defkeymap.c_shipped | 308 +++++++++++++++++++++++++++++--------- + drivers/char/defkeymap.map | 74 +++++++--- + 2 files changed, 286 insertions(+), 96 deletions(-) + +--- a/drivers/char/defkeymap.c_shipped ++++ b/drivers/char/defkeymap.c_shipped +@@ -9,10 +9,10 @@ u_short plain_map[NR_KEYS] = { + 0xf200, 0xf01b, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035, 0xf036, + 0xf037, 0xf038, 0xf039, 0xf030, 0xf02d, 0xf03d, 0xf07f, 0xf009, + 0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69, +- 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf702, 0xfb61, 0xfb73, ++ 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf706, 0xfb61, 0xfb73, + 0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf03b, + 0xf027, 0xf060, 0xf700, 0xf05c, 0xfb7a, 0xfb78, 0xfb63, 0xfb76, +- 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf700, 0xf30c, ++ 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf701, 0xf30c, + 0xf703, 0xf020, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104, + 0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf209, 0xf307, + 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, +@@ -22,54 +22,102 @@ u_short plain_map[NR_KEYS] = { + 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short shift_map[NR_KEYS] = { ++static u_short shift_map[NR_KEYS] = { + 0xf200, 0xf01b, 0xf021, 0xf040, 0xf023, 0xf024, 0xf025, 0xf05e, + 0xf026, 0xf02a, 0xf028, 0xf029, 0xf05f, 0xf02b, 0xf07f, 0xf009, + 0xfb51, 0xfb57, 0xfb45, 0xfb52, 0xfb54, 0xfb59, 0xfb55, 0xfb49, +- 0xfb4f, 0xfb50, 0xf07b, 0xf07d, 0xf201, 0xf702, 0xfb41, 0xfb53, ++ 0xfb4f, 0xfb50, 0xf07b, 0xf07d, 0xf201, 0xf706, 0xfb41, 0xfb53, + 0xfb44, 0xfb46, 0xfb47, 0xfb48, 0xfb4a, 0xfb4b, 0xfb4c, 0xf03a, + 0xf022, 0xf07e, 0xf700, 0xf07c, 0xfb5a, 0xfb58, 0xfb43, 0xfb56, +- 0xfb42, 0xfb4e, 0xfb4d, 0xf03c, 0xf03e, 0xf03f, 0xf700, 0xf30c, ++ 0xfb42, 0xfb4e, 0xfb4d, 0xf03b, 0xf03a, 0xf03f, 0xf701, 0xf30c, + 0xf703, 0xf020, 0xf207, 0xf10a, 0xf10b, 0xf10c, 0xf10d, 0xf10e, + 0xf10f, 0xf110, 0xf111, 0xf112, 0xf113, 0xf213, 0xf203, 0xf307, + 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, + 0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf03e, 0xf10a, + 0xf10b, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, +- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603, ++ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603, + 0xf20b, 0xf601, 0xf602, 0xf117, 0xf600, 0xf20a, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short altgr_map[NR_KEYS] = { ++static u_short altgr_map[NR_KEYS] = { + 0xf200, 0xf200, 0xf200, 0xf040, 0xf200, 0xf024, 0xf200, 0xf200, +- 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf05c, 0xf200, 0xf200, 0xf200, +- 0xfb71, 0xfb77, 0xf918, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69, +- 0xfb6f, 0xfb70, 0xf200, 0xf07e, 0xf201, 0xf702, 0xf914, 0xfb73, +- 0xf917, 0xf919, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf200, +- 0xf200, 0xf200, 0xf700, 0xf200, 0xfb7a, 0xfb78, 0xf916, 0xfb76, +- 0xf915, 0xfb6e, 0xfb6d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c, +- 0xf703, 0xf200, 0xf207, 0xf50c, 0xf50d, 0xf50e, 0xf50f, 0xf510, +- 0xf511, 0xf512, 0xf513, 0xf514, 0xf515, 0xf208, 0xf202, 0xf911, ++ 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf05c, 0xf07e, 0xf008, 0xf200, ++ 0xf021, 0xf040, 0xf023, 0xf024, 0xf025, 0xf05e, 0xf026, 0xf02a, ++ 0xf028, 0xf029, 0xf200, 0xf07e, 0xf201, 0xf706, 0xf0b0, 0xf0a8, ++ 0xf0a4, 0xf02d, 0xf05f, 0xf07b, 0xf05b, 0xf05d, 0xf07d, 0xf200, ++ 0xf200, 0xf200, 0xf700, 0xf200, 0xf039, 0xf030, 0xf916, 0xfb76, ++ 0xf915, 0xf03c, 0xf03e, 0xf027, 0xf022, 0xf200, 0xf701, 0xf30c, ++ 0xf703, 0xf200, 0xf207, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035, ++ 0xf036, 0xf037, 0xf038, 0xf514, 0xf515, 0xf208, 0xf202, 0xf911, + 0xf912, 0xf913, 0xf30b, 0xf90e, 0xf90f, 0xf910, 0xf30a, 0xf90b, + 0xf90c, 0xf90d, 0xf90a, 0xf310, 0xf206, 0xf200, 0xf07c, 0xf516, + 0xf517, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, +- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603, ++ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603, + 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short ctrl_map[NR_KEYS] = { ++static u_short ctrl_map[NR_KEYS] = { + 0xf200, 0xf200, 0xf200, 0xf000, 0xf01b, 0xf01c, 0xf01d, 0xf01e, +- 0xf01f, 0xf07f, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf008, 0xf200, ++ 0xf01f, 0xf07f, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf200, 0xf200, + 0xf011, 0xf017, 0xf005, 0xf012, 0xf014, 0xf019, 0xf015, 0xf009, +- 0xf00f, 0xf010, 0xf01b, 0xf01d, 0xf201, 0xf702, 0xf001, 0xf013, ++ 0xf00f, 0xf010, 0xf01b, 0xf01d, 0xf201, 0xf706, 0xf001, 0xf013, + 0xf004, 0xf006, 0xf007, 0xf008, 0xf00a, 0xf00b, 0xf00c, 0xf200, + 0xf007, 0xf000, 0xf700, 0xf01c, 0xf01a, 0xf018, 0xf003, 0xf016, +- 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf20e, 0xf07f, 0xf700, 0xf30c, ++ 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf20e, 0xf07f, 0xf701, 0xf30c, + 0xf703, 0xf000, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104, + 0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf204, 0xf307, + 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, +@@ -79,35 +127,67 @@ u_short ctrl_map[NR_KEYS] = { + 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short shift_ctrl_map[NR_KEYS] = { ++static u_short shift_ctrl_map[NR_KEYS] = { + 0xf200, 0xf200, 0xf200, 0xf000, 0xf200, 0xf200, 0xf200, 0xf200, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf01f, 0xf200, 0xf200, 0xf200, + 0xf011, 0xf017, 0xf005, 0xf012, 0xf014, 0xf019, 0xf015, 0xf009, +- 0xf00f, 0xf010, 0xf200, 0xf200, 0xf201, 0xf702, 0xf001, 0xf013, ++ 0xf00f, 0xf010, 0xf200, 0xf200, 0xf201, 0xf706, 0xf001, 0xf013, + 0xf004, 0xf006, 0xf007, 0xf008, 0xf00a, 0xf00b, 0xf00c, 0xf200, + 0xf200, 0xf200, 0xf700, 0xf200, 0xf01a, 0xf018, 0xf003, 0xf016, +- 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c, ++ 0xf002, 0xf00e, 0xf00d, 0xf200, 0xf200, 0xf200, 0xf701, 0xf30c, + 0xf703, 0xf200, 0xf207, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf208, 0xf200, 0xf307, + 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, + 0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf200, 0xf200, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, +- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603, ++ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603, + 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short alt_map[NR_KEYS] = { ++static u_short alt_map[NR_KEYS] = { + 0xf200, 0xf81b, 0xf831, 0xf832, 0xf833, 0xf834, 0xf835, 0xf836, + 0xf837, 0xf838, 0xf839, 0xf830, 0xf82d, 0xf83d, 0xf87f, 0xf809, + 0xf871, 0xf877, 0xf865, 0xf872, 0xf874, 0xf879, 0xf875, 0xf869, +- 0xf86f, 0xf870, 0xf85b, 0xf85d, 0xf80d, 0xf702, 0xf861, 0xf873, ++ 0xf86f, 0xf870, 0xf85b, 0xf85d, 0xf80d, 0xf706, 0xf861, 0xf873, + 0xf864, 0xf866, 0xf867, 0xf868, 0xf86a, 0xf86b, 0xf86c, 0xf83b, + 0xf827, 0xf860, 0xf700, 0xf85c, 0xf87a, 0xf878, 0xf863, 0xf876, +- 0xf862, 0xf86e, 0xf86d, 0xf82c, 0xf82e, 0xf82f, 0xf700, 0xf30c, ++ 0xf862, 0xf86e, 0xf86d, 0xf200, 0xf200, 0xf82f, 0xf701, 0xf30c, + 0xf703, 0xf820, 0xf207, 0xf500, 0xf501, 0xf502, 0xf503, 0xf504, + 0xf505, 0xf506, 0xf507, 0xf508, 0xf509, 0xf208, 0xf209, 0xf907, + 0xf908, 0xf909, 0xf30b, 0xf904, 0xf905, 0xf906, 0xf30a, 0xf901, +@@ -117,35 +197,115 @@ u_short alt_map[NR_KEYS] = { + 0xf118, 0xf210, 0xf211, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + +-u_short ctrl_alt_map[NR_KEYS] = { ++static u_short ctrl_alt_map[NR_KEYS] = { + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + 0xf811, 0xf817, 0xf805, 0xf812, 0xf814, 0xf819, 0xf815, 0xf809, +- 0xf80f, 0xf810, 0xf200, 0xf200, 0xf201, 0xf702, 0xf801, 0xf813, ++ 0xf80f, 0xf810, 0xf200, 0xf200, 0xf201, 0xf706, 0xf801, 0xf813, + 0xf804, 0xf806, 0xf807, 0xf808, 0xf80a, 0xf80b, 0xf80c, 0xf200, + 0xf200, 0xf200, 0xf700, 0xf200, 0xf81a, 0xf818, 0xf803, 0xf816, +- 0xf802, 0xf80e, 0xf80d, 0xf200, 0xf200, 0xf200, 0xf700, 0xf30c, ++ 0xf802, 0xf80e, 0xf80d, 0xf200, 0xf200, 0xf200, 0xf701, 0xf30c, + 0xf703, 0xf200, 0xf207, 0xf500, 0xf501, 0xf502, 0xf503, 0xf504, + 0xf505, 0xf506, 0xf507, 0xf508, 0xf509, 0xf208, 0xf200, 0xf307, + 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, + 0xf302, 0xf303, 0xf300, 0xf20c, 0xf206, 0xf200, 0xf200, 0xf50a, + 0xf50b, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, +- 0xf30e, 0xf702, 0xf30d, 0xf200, 0xf701, 0xf205, 0xf114, 0xf603, ++ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603, + 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf20c, + 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, + 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++}; ++ ++static u_short ctl_map[NR_KEYS] = { ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf033, 0xf200, 0xf200, ++ 0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xf037, 0xf038, ++ 0xf039, 0xfb70, 0xf200, 0xf200, 0xf201, 0xf706, 0xfb61, 0xfb73, ++ 0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xf034, 0xf035, 0xf036, 0xf200, ++ 0xf200, 0xf200, 0xf700, 0xf200, 0xfb7a, 0xfb78, 0xfb63, 0xfb76, ++ 0xfb62, 0xf031, 0xf032, 0xf200, 0xf200, 0xf030, 0xf701, 0xf30c, ++ 0xf703, 0xf200, 0xf207, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf208, 0xf200, 0xf307, ++ 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, ++ 0xf302, 0xf303, 0xf300, 0xf310, 0xf206, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf30e, 0xf702, 0xf30d, 0xf01c, 0xf701, 0xf205, 0xf114, 0xf603, ++ 0xf118, 0xf601, 0xf602, 0xf117, 0xf600, 0xf119, 0xf115, 0xf116, ++ 0xf11a, 0xf10c, 0xf10d, 0xf11b, 0xf11c, 0xf110, 0xf311, 0xf11d, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, ++ 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, 0xf200, + }; + + ushort *key_maps[MAX_NR_KEYMAPS] = { +- plain_map, shift_map, altgr_map, NULL, +- ctrl_map, shift_ctrl_map, NULL, NULL, +- alt_map, NULL, NULL, NULL, +- ctrl_alt_map, NULL ++ plain_map, shift_map, altgr_map, 0, ++ ctrl_map, shift_ctrl_map, 0, 0, ++ alt_map, 0, 0, 0, ++ ctrl_alt_map, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ 0, 0, 0, 0, ++ ctl_map, 0 + }; + +-unsigned int keymap_count = 7; ++unsigned int keymap_count = 8; + + /* + * Philosophy: most people do not define more strings, but they who do +@@ -216,47 +376,47 @@ char *func_table[MAX_NR_FUNC] = { + func_buf + 135, + func_buf + 140, + func_buf + 145, +- NULL, +- NULL, ++ 0, ++ 0, + func_buf + 149, +- NULL, ++ 0, + }; + +-struct kbdiacruc accent_table[MAX_DIACR] = { +- {'`', 'A', 0300}, {'`', 'a', 0340}, +- {'\'', 'A', 0301}, {'\'', 'a', 0341}, +- {'^', 'A', 0302}, {'^', 'a', 0342}, +- {'~', 'A', 0303}, {'~', 'a', 0343}, +- {'"', 'A', 0304}, {'"', 'a', 0344}, +- {'O', 'A', 0305}, {'o', 'a', 0345}, +- {'0', 'A', 0305}, {'0', 'a', 0345}, +- {'A', 'A', 0305}, {'a', 'a', 0345}, +- {'A', 'E', 0306}, {'a', 'e', 0346}, +- {',', 'C', 0307}, {',', 'c', 0347}, +- {'`', 'E', 0310}, {'`', 'e', 0350}, +- {'\'', 'E', 0311}, {'\'', 'e', 0351}, +- {'^', 'E', 0312}, {'^', 'e', 0352}, +- {'"', 'E', 0313}, {'"', 'e', 0353}, +- {'`', 'I', 0314}, {'`', 'i', 0354}, +- {'\'', 'I', 0315}, {'\'', 'i', 0355}, +- {'^', 'I', 0316}, {'^', 'i', 0356}, +- {'"', 'I', 0317}, {'"', 'i', 0357}, +- {'-', 'D', 0320}, {'-', 'd', 0360}, +- {'~', 'N', 0321}, {'~', 'n', 0361}, +- {'`', 'O', 0322}, {'`', 'o', 0362}, +- {'\'', 'O', 0323}, {'\'', 'o', 0363}, +- {'^', 'O', 0324}, {'^', 'o', 0364}, +- {'~', 'O', 0325}, {'~', 'o', 0365}, +- {'"', 'O', 0326}, {'"', 'o', 0366}, +- {'/', 'O', 0330}, {'/', 'o', 0370}, +- {'`', 'U', 0331}, {'`', 'u', 0371}, +- {'\'', 'U', 0332}, {'\'', 'u', 0372}, +- {'^', 'U', 0333}, {'^', 'u', 0373}, +- {'"', 'U', 0334}, {'"', 'u', 0374}, +- {'\'', 'Y', 0335}, {'\'', 'y', 0375}, +- {'T', 'H', 0336}, {'t', 'h', 0376}, +- {'s', 's', 0337}, {'"', 'y', 0377}, +- {'s', 'z', 0337}, {'i', 'j', 0377}, ++struct kbdiacr accent_table[MAX_DIACR] = { ++ {'`', 'A', '\300'}, {'`', 'a', '\340'}, ++ {'\'', 'A', '\301'}, {'\'', 'a', '\341'}, ++ {'^', 'A', '\302'}, {'^', 'a', '\342'}, ++ {'~', 'A', '\303'}, {'~', 'a', '\343'}, ++ {'"', 'A', '\304'}, {'"', 'a', '\344'}, ++ {'O', 'A', '\305'}, {'o', 'a', '\345'}, ++ {'0', 'A', '\305'}, {'0', 'a', '\345'}, ++ {'A', 'A', '\305'}, {'a', 'a', '\345'}, ++ {'A', 'E', '\306'}, {'a', 'e', '\346'}, ++ {',', 'C', '\307'}, {',', 'c', '\347'}, ++ {'`', 'E', '\310'}, {'`', 'e', '\350'}, ++ {'\'', 'E', '\311'}, {'\'', 'e', '\351'}, ++ {'^', 'E', '\312'}, {'^', 'e', '\352'}, ++ {'"', 'E', '\313'}, {'"', 'e', '\353'}, ++ {'`', 'I', '\314'}, {'`', 'i', '\354'}, ++ {'\'', 'I', '\315'}, {'\'', 'i', '\355'}, ++ {'^', 'I', '\316'}, {'^', 'i', '\356'}, ++ {'"', 'I', '\317'}, {'"', 'i', '\357'}, ++ {'-', 'D', '\320'}, {'-', 'd', '\360'}, ++ {'~', 'N', '\321'}, {'~', 'n', '\361'}, ++ {'`', 'O', '\322'}, {'`', 'o', '\362'}, ++ {'\'', 'O', '\323'}, {'\'', 'o', '\363'}, ++ {'^', 'O', '\324'}, {'^', 'o', '\364'}, ++ {'~', 'O', '\325'}, {'~', 'o', '\365'}, ++ {'"', 'O', '\326'}, {'"', 'o', '\366'}, ++ {'/', 'O', '\330'}, {'/', 'o', '\370'}, ++ {'`', 'U', '\331'}, {'`', 'u', '\371'}, ++ {'\'', 'U', '\332'}, {'\'', 'u', '\372'}, ++ {'^', 'U', '\333'}, {'^', 'u', '\373'}, ++ {'"', 'U', '\334'}, {'"', 'u', '\374'}, ++ {'\'', 'Y', '\335'}, {'\'', 'y', '\375'}, ++ {'T', 'H', '\336'}, {'t', 'h', '\376'}, ++ {'s', 's', '\337'}, {'"', 'y', '\377'}, ++ {'s', 'z', '\337'}, {'i', 'j', '\377'}, + }; + + unsigned int accent_table_size = 68; +--- a/drivers/char/defkeymap.map ++++ b/drivers/char/defkeymap.map +@@ -1,5 +1,5 @@ + # Default kernel keymap. This uses 7 modifier combinations. +-keymaps 0-2,4-5,8,12 ++keymaps 0-2,4-5,8,12,64 + # Change the above line into + # keymaps 0-2,4-6,8,12 + # in case you want the entries +@@ -45,24 +45,38 @@ keycode 12 = minus underscor + control keycode 12 = Control_underscore + shift control keycode 12 = Control_underscore + alt keycode 12 = Meta_minus +-keycode 13 = equal plus ++keycode 13 = equal plus + alt keycode 13 = Meta_equal ++ altgr keycode 13 = asciitilde ++ ctrll keycode 13 = three + keycode 14 = Delete Delete +- control keycode 14 = BackSpace ++ altgr keycode 14 = BackSpace + alt keycode 14 = Meta_Delete + keycode 15 = Tab Tab + alt keycode 15 = Meta_Tab + keycode 16 = q ++ altgr keycode 16 = exclam + keycode 17 = w ++ altgr keycode 17 = at + keycode 18 = e +- altgr keycode 18 = Hex_E ++ altgr keycode 18 = numbersign + keycode 19 = r ++ altgr keycode 19 = dollar + keycode 20 = t ++ altgr keycode 20 = percent + keycode 21 = y ++ altgr keycode 21 = asciicircum + keycode 22 = u ++ altgr keycode 22 = ampersand ++ ctrll keycode 22 = seven + keycode 23 = i ++ altgr keycode 23 = asterisk ++ ctrll keycode 23 = eight + keycode 24 = o ++ altgr keycode 24 = parenleft ++ ctrll keycode 24 = nine + keycode 25 = p ++ altgr keycode 25 = parenright + keycode 26 = bracketleft braceleft + control keycode 26 = Escape + alt keycode 26 = Meta_bracketleft +@@ -71,19 +85,28 @@ keycode 27 = bracketright bracerigh + alt keycode 27 = Meta_bracketright + keycode 28 = Return + alt keycode 28 = Meta_Control_m +-keycode 29 = Control ++keycode 29 = CtrlL + keycode 30 = a +- altgr keycode 30 = Hex_A ++ altgr keycode 30 = U+00B0 + keycode 31 = s ++ altgr keycode 31 = U+00A8 + keycode 32 = d +- altgr keycode 32 = Hex_D ++ altgr keycode 32 = U+20AC + keycode 33 = f +- altgr keycode 33 = Hex_F ++ altgr keycode 33 = minus + keycode 34 = g ++ altgr keycode 34 = underscore + keycode 35 = h ++ altgr keycode 35 = braceleft + keycode 36 = j ++ altgr keycode 36 = bracketleft ++ ctrll keycode 36 = four + keycode 37 = k ++ altgr keycode 37 = bracketright ++ ctrll keycode 37 = five + keycode 38 = l ++ altgr keycode 38 = braceright ++ ctrll keycode 38 = six + keycode 39 = semicolon colon + alt keycode 39 = Meta_semicolon + keycode 40 = apostrophe quotedbl +@@ -97,58 +120,65 @@ keycode 43 = backslash bar + control keycode 43 = Control_backslash + alt keycode 43 = Meta_backslash + keycode 44 = z ++ altgr keycode 44 = nine + keycode 45 = x ++ altgr keycode 45 = zero + keycode 46 = c + altgr keycode 46 = Hex_C + keycode 47 = v + keycode 48 = b + altgr keycode 48 = Hex_B + keycode 49 = n ++ altgr keycode 49 = less ++ ctrll keycode 49 = one + keycode 50 = m +-keycode 51 = comma less +- alt keycode 51 = Meta_comma +-keycode 52 = period greater ++ altgr keycode 50 = greater ++ ctrll keycode 50 = two ++keycode 51 = comma semicolon ++ altgr keycode 51 = apostrophe ++keycode 52 = period colon + control keycode 52 = Compose +- alt keycode 52 = Meta_period ++ altgr keycode 52 = quotedbl + keycode 53 = slash question + control keycode 53 = Delete + alt keycode 53 = Meta_slash +-keycode 54 = Shift ++ ctrll keycode 53 = zero ++keycode 54 = AltGr + keycode 55 = KP_Multiply + keycode 56 = Alt + keycode 57 = space space + control keycode 57 = nul + alt keycode 57 = Meta_space + keycode 58 = Caps_Lock +-keycode 59 = F1 F11 Console_13 ++keycode 59 = F1 F11 one + control keycode 59 = F1 + alt keycode 59 = Console_1 + control alt keycode 59 = Console_1 +-keycode 60 = F2 F12 Console_14 ++keycode 60 = F2 F12 two + control keycode 60 = F2 + alt keycode 60 = Console_2 + control alt keycode 60 = Console_2 +-keycode 61 = F3 F13 Console_15 ++keycode 61 = F3 F13 three + control keycode 61 = F3 + alt keycode 61 = Console_3 + control alt keycode 61 = Console_3 +-keycode 62 = F4 F14 Console_16 ++keycode 62 = F4 F14 four + control keycode 62 = F4 + alt keycode 62 = Console_4 + control alt keycode 62 = Console_4 +-keycode 63 = F5 F15 Console_17 ++keycode 63 = F5 F15 five + control keycode 63 = F5 + alt keycode 63 = Console_5 + control alt keycode 63 = Console_5 +-keycode 64 = F6 F16 Console_18 ++keycode 64 = F6 F16 six + control keycode 64 = F6 + alt keycode 64 = Console_6 + control alt keycode 64 = Console_6 +-keycode 65 = F7 F17 Console_19 ++keycode 65 = F7 F17 seven + control keycode 65 = F7 + alt keycode 65 = Console_7 + control alt keycode 65 = Console_7 +-keycode 66 = F8 F18 Console_20 ++keycode 66 = F8 F18 eight + control keycode 66 = F8 + alt keycode 66 = Console_8 + control alt keycode 66 = Console_8 +@@ -220,7 +250,7 @@ keycode 93 = + keycode 94 = + keycode 95 = + keycode 96 = KP_Enter +-keycode 97 = Control ++keycode 97 = Control + keycode 98 = KP_Divide + keycode 99 = Control_backslash + control keycode 99 = Control_backslash diff --git a/target/linux/xburst/patches-2.6.35/800-n516-lpc.patch b/target/linux/xburst/patches-2.6.35/800-n516-lpc.patch new file mode 100644 index 0000000..9194f10 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/800-n516-lpc.patch @@ -0,0 +1,510 @@ +From a607edde7251b573d84f7e0286d60138ecb5bc21 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 12 May 2010 14:22:36 +0200 +Subject: [PATCH] Add n516 lpc driver + +--- + drivers/misc/Kconfig | 8 + + drivers/misc/Makefile | 1 + + drivers/misc/n516-lpc.c | 471 +++++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 480 insertions(+), 0 deletions(-) + create mode 100644 drivers/misc/n516-lpc.c + +--- a/drivers/misc/Kconfig ++++ b/drivers/misc/Kconfig +@@ -353,6 +353,14 @@ config VMWARE_BALLOON + To compile this driver as a module, choose M here: the + module will be called vmware_balloon. + ++config N516_LPC ++ tristate "N516 keys & power controller" ++ depends on I2C ++ depends on INPUT ++ depends on POWER_SUPPLY ++ help ++ N516 keyboard & power controller driver ++ + source "drivers/misc/c2port/Kconfig" + source "drivers/misc/eeprom/Kconfig" + source "drivers/misc/cb710/Kconfig" +--- a/drivers/misc/Makefile ++++ b/drivers/misc/Makefile +@@ -31,3 +31,4 @@ obj-$(CONFIG_IWMC3200TOP) += iwmc32 + obj-y += eeprom/ + obj-y += cb710/ + obj-$(CONFIG_VMWARE_BALLOON) += vmware_balloon.o ++obj-$(CONFIG_N516_LPC) += n516-lpc.o +--- /dev/null ++++ b/drivers/misc/n516-lpc.c +@@ -0,0 +1,471 @@ ++#include <linux/module.h> ++#include <linux/version.h> ++#include <linux/init.h> ++#include <linux/fs.h> ++#include <linux/interrupt.h> ++#include <linux/irq.h> ++#include <linux/sched.h> ++#include <linux/pm.h> ++#include <linux/sysctl.h> ++#include <linux/proc_fs.h> ++#include <linux/delay.h> ++#include <linux/platform_device.h> ++#include <linux/input.h> ++#include <linux/power_supply.h> ++#include <linux/suspend.h> ++ ++#include <linux/i2c.h> ++ ++#include <asm/mach-jz4740/irq.h> ++#include <asm/mach-jz4740/gpio.h> ++#include <asm/mach-jz4740/board-n516.h> ++ ++static int batt_level=0; ++module_param(batt_level, int, 0); ++ ++struct n516_lpc_chip { ++ struct i2c_client *i2c_client; ++ struct input_dev *input; ++ unsigned int battery_level; ++ unsigned int suspending:1, can_sleep:1; ++}; ++ ++static struct n516_lpc_chip *the_lpc; ++ ++struct i2c_device_id n516_lpc_i2c_ids[] = { ++ {"LPC524", 0}, ++ {}, ++}; ++ ++MODULE_DEVICE_TABLE(i2c, n516_lpc_i2c_ids); ++ ++static const unsigned short normal_i2c[] = I2C_ADDRS(0x54); ++ ++static const unsigned int n516_lpc_keymap[] = { ++ [0x01] = KEY_4, ++ [0x02] = KEY_3, ++ [0x03] = KEY_2, ++ [0x04] = KEY_1, ++ [0x05] = KEY_0, ++ [0x07] = KEY_9, ++ [0x08] = KEY_8, ++ [0x09] = KEY_7, ++ [0x0a] = KEY_6, ++ [0x0b] = KEY_5, ++ [0x0d] = KEY_PLAYPAUSE, ++ [0x0e] = KEY_MENU, ++ [0x0f] = KEY_SEARCH, ++ [0x10] = KEY_DIRECTION, ++ [0x11] = KEY_SPACE, ++ [0x13] = KEY_ENTER, ++ [0x14] = KEY_UP, ++ [0x15] = KEY_DOWN, ++ [0x16] = KEY_RIGHT, ++ [0x17] = KEY_LEFT, ++ [0x19] = KEY_PAGEDOWN, ++ [0x1a] = KEY_PAGEUP, ++ [0x1c] = KEY_POWER, ++ [0x1d] = KEY_ESC, ++ [0x1e] = KEY_SLEEP, ++ [0x1f] = KEY_WAKEUP, ++}; ++ ++static const unsigned int batt_charge[] = {0, 7, 20, 45, 65, 80, 100}; ++#define MAX_BAT_LEVEL 6 ++ ++static inline int n516_bat_charging(void) ++{ ++ return !gpio_get_value(GPIO_CHARG_STAT_N); ++} ++ ++static int n516_bat_get_status(struct power_supply *b) ++{ ++ if (power_supply_am_i_supplied(b)) { ++ if (n516_bat_charging()) ++ return POWER_SUPPLY_STATUS_CHARGING; ++ else ++ return POWER_SUPPLY_STATUS_FULL; ++ } else { ++ return POWER_SUPPLY_STATUS_DISCHARGING; ++ } ++} ++ ++static int n516_bat_get_charge(struct power_supply *b) ++{ ++ return batt_charge[the_lpc->battery_level]; ++} ++ ++static int n516_bat_get_property(struct power_supply *b, ++ enum power_supply_property psp, ++ union power_supply_propval *val) ++{ ++ switch (psp) { ++ case POWER_SUPPLY_PROP_STATUS: ++ val->intval = n516_bat_get_status(b); ++ break; ++ case POWER_SUPPLY_PROP_CHARGE_FULL_DESIGN: ++ val->intval = 100; ++ break; ++ case POWER_SUPPLY_PROP_CHARGE_EMPTY_DESIGN: ++ val->intval = 0; ++ break; ++ case POWER_SUPPLY_PROP_CHARGE_NOW: ++ val->intval = n516_bat_get_charge(b); ++ break; ++ default: ++ return -EINVAL; ++ } ++ return 0; ++} ++ ++static void n516_bat_power_changed(struct power_supply *p) ++{ ++ if (power_supply_am_i_supplied(p) && !n516_bat_charging()) ++ the_lpc->battery_level = MAX_BAT_LEVEL; ++ ++ power_supply_changed(p); ++} ++ ++static enum power_supply_property n516_bat_properties[] = { ++ POWER_SUPPLY_PROP_STATUS, ++ POWER_SUPPLY_PROP_CHARGE_FULL_DESIGN, ++ POWER_SUPPLY_PROP_CHARGE_EMPTY_DESIGN, ++ POWER_SUPPLY_PROP_CHARGE_NOW, ++}; ++ ++static struct power_supply n516_battery = { ++ .name = "n516-battery", ++ .get_property = n516_bat_get_property, ++ .properties = n516_bat_properties, ++ .num_properties = ARRAY_SIZE(n516_bat_properties), ++ .external_power_changed = n516_bat_power_changed, ++}; ++ ++static irqreturn_t n516_bat_charge_irq(int irq, void *dev) ++{ ++ struct power_supply *psy = dev; ++ ++ dev_dbg(psy->dev, "Battery charging IRQ\n"); ++ ++ if (power_supply_am_i_supplied(psy) && !n516_bat_charging()) ++ the_lpc->battery_level = MAX_BAT_LEVEL; ++ ++ power_supply_changed(psy); ++ ++ return IRQ_HANDLED; ++} ++ ++static int n516_lpc_send_message(struct n516_lpc_chip *chip, unsigned char val) ++{ ++ struct i2c_client *client = chip->i2c_client; ++ struct i2c_msg msg = {client->addr, client->flags, 1, &val}; ++ int ret = 0; ++ ++ ret = i2c_transfer(client->adapter, &msg, 1); ++ return ret > 0 ? 0 : ret; ++} ++ ++static void n516_key_event(struct n516_lpc_chip *chip, unsigned char keycode) ++{ ++ struct i2c_client *client = chip->i2c_client; ++ bool long_press = false; ++ ++ if (keycode & 0x40) { ++ keycode &= ~0x40; ++ long_press = true; ++ } ++ ++ dev_dbg(&client->dev, "keycode: 0x%02x, long_press: 0x%02x\n", keycode, (unsigned int)long_press); ++ ++ if (keycode >= ARRAY_SIZE(n516_lpc_keymap) || n516_lpc_keymap[keycode] == 0) ++ return; ++ ++ if (long_press) ++ input_report_key(chip->input, KEY_LEFTALT, 1); ++ ++ input_report_key(chip->input, n516_lpc_keymap[keycode], 1); ++ input_sync(chip->input); ++ input_report_key(chip->input, n516_lpc_keymap[keycode], 0); ++ ++ if (long_press) ++ input_report_key(chip->input, KEY_LEFTALT, 0); ++ input_sync(chip->input); ++} ++ ++static void n516_battery_event(struct n516_lpc_chip *chip, unsigned char battery_level) ++{ ++ if (battery_level != chip->battery_level) { ++ chip->battery_level = battery_level; ++ power_supply_changed(&n516_battery); ++ } ++} ++ ++static irqreturn_t n516_lpc_irq_thread(int irq, void *devid) ++{ ++ struct n516_lpc_chip *chip = (struct n516_lpc_chip*)devid; ++ int ret; ++ unsigned char raw_msg; ++ struct i2c_client *client = chip->i2c_client; ++ struct i2c_msg msg = {client->addr, client->flags | I2C_M_RD, 1, &raw_msg}; ++ ++ if (client->dev.power.status >= DPM_OFF) ++ return IRQ_HANDLED; ++ ++ ret = i2c_transfer(client->adapter, &msg, 1); ++ if (ret != 1) { ++ dev_dbg(&client->dev, "I2C error: %d\n", ret); ++ return IRQ_HANDLED; ++ } ++ ++ dev_dbg(&client->dev, "msg: 0x%02x\n", raw_msg); ++ ++ /* Ack wakeup event */ ++ if ((raw_msg & ~0x40) < ARRAY_SIZE(n516_lpc_keymap)) ++ n516_key_event(chip, raw_msg); ++ else if ((raw_msg >= 0x81) && (raw_msg <= 0x87)) ++ n516_battery_event(chip, raw_msg - 0x81); ++ else if (raw_msg == 0x7e) ++ n516_lpc_send_message(chip, 0x00); ++ else ++ dev_warn(&client->dev, "Unknown message: %x\n", raw_msg); ++ ++ if (chip->suspending) ++ chip->can_sleep = 0; ++ ++ return IRQ_HANDLED; ++} ++ ++static void n516_lpc_power_off(void) ++{ ++ struct i2c_client *client = the_lpc->i2c_client; ++ unsigned char val = 0x01; ++ struct i2c_msg msg = {client->addr, client->flags, 1, &val}; ++ ++ printk("Issue LPC POWEROFF command...\n"); ++ while (1) ++ i2c_transfer(client->adapter, &msg, 1); ++} ++ ++static int n516_lpc_detect(struct i2c_client *client, struct i2c_board_info *info) ++{ ++ return 0; ++} ++ ++static int n516_lpc_suspend_notifier(struct notifier_block *nb, ++ unsigned long event, ++ void *dummy) ++{ ++ switch(event) { ++ case PM_SUSPEND_PREPARE: ++ the_lpc->suspending = 1; ++ the_lpc->can_sleep = 1; ++ break; ++ case PM_POST_SUSPEND: ++ the_lpc->suspending = 0; ++ the_lpc->can_sleep = 1; ++ break; ++ default: ++ return NOTIFY_DONE; ++ } ++ return NOTIFY_OK; ++} ++ ++static struct notifier_block n516_lpc_notif_block = { ++ .notifier_call = n516_lpc_suspend_notifier, ++}; ++ ++static int __devinit n516_lpc_probe(struct i2c_client *client, const struct i2c_device_id *id) ++{ ++ struct n516_lpc_chip *chip; ++ struct input_dev *input; ++ int ret = 0; ++ int i; ++ ++ chip = kzalloc(sizeof(*chip), GFP_KERNEL); ++ if (!chip) ++ return -ENOMEM; ++ ++ the_lpc = chip; ++ chip->i2c_client = client; ++ if ((batt_level > 0) && (batt_level < ARRAY_SIZE(batt_charge))) ++ chip->battery_level = batt_level; ++ else ++ chip->battery_level = 1; ++ ++ i2c_set_clientdata(client, chip); ++ ++ ret = gpio_request(GPIO_LPC_INT, "LPC interrupt request"); ++ if (ret) { ++ dev_err(&client->dev, "Unable to reguest LPC INT GPIO\n"); ++ goto err_gpio_req_lpcint; ++ } ++ ++ ret = gpio_request(GPIO_CHARG_STAT_N, "LPC charging status"); ++ if (ret) { ++ dev_err(&client->dev, "Unable to reguest CHARG STAT GPIO\n"); ++ goto err_gpio_req_chargstat; ++ } ++ ++ /* Enter normal mode */ ++ n516_lpc_send_message(chip, 0x2); ++ ++ input = input_allocate_device(); ++ if (!input) { ++ dev_err(&client->dev, "Unable to allocate input device\n"); ++ ret = -ENOMEM; ++ goto err_input_alloc; ++ } ++ ++ chip->input = input; ++ ++ __set_bit(EV_KEY, input->evbit); ++ ++ for (i = 0; i < ARRAY_SIZE(n516_lpc_keymap); i++) ++ __set_bit(n516_lpc_keymap[i], input->keybit); ++ ++ __set_bit(KEY_LEFTALT, input->keybit); ++ ++ input->name = "n516-keys"; ++ input->phys = "n516-keys/input0"; ++ input->dev.parent = &client->dev; ++ input->id.bustype = BUS_I2C; ++ input->id.vendor = 0x0001; ++ input->id.product = 0x0001; ++ input->id.version = 0x0100; ++ ++ ret = input_register_device(input); ++ if (ret < 0) { ++ dev_err(&client->dev, "Unable to register input device\n"); ++ goto err_input_register; ++ } ++ ++ ret = power_supply_register(NULL, &n516_battery); ++ if (ret) { ++ dev_err(&client->dev, "Unable to register N516 battery\n"); ++ goto err_bat_reg; ++ } ++ ++ ret = request_threaded_irq(gpio_to_irq(GPIO_LPC_INT), NULL, ++ n516_lpc_irq_thread, ++ IRQF_TRIGGER_FALLING | IRQF_ONESHOT, ++ "lpc", chip); ++ if (ret) { ++ dev_err(&client->dev, "request_irq failed: %d\n", ret); ++ goto err_request_lpc_irq; ++ } ++ ++ ret = request_irq(gpio_to_irq(GPIO_CHARG_STAT_N), n516_bat_charge_irq, ++ IRQF_TRIGGER_FALLING | IRQF_TRIGGER_RISING, ++ "battery charging", &n516_battery); ++ if (ret) { ++ dev_err(&client->dev, "Unable to claim battery charging IRQ\n"); ++ goto err_request_chrg_irq; ++ } ++ ++ pm_power_off = n516_lpc_power_off; ++ ret = register_pm_notifier(&n516_lpc_notif_block); ++ if (ret) { ++ dev_err(&client->dev, "Unable to register PM notify block\n"); ++ goto err_reg_pm_notifier; ++ } ++ ++ device_init_wakeup(&client->dev, 1); ++ ++ return 0; ++ ++ unregister_pm_notifier(&n516_lpc_notif_block); ++err_reg_pm_notifier: ++ free_irq(gpio_to_irq(GPIO_CHARG_STAT_N), &n516_battery); ++err_request_chrg_irq: ++ free_irq(gpio_to_irq(GPIO_LPC_INT), chip); ++err_request_lpc_irq: ++ power_supply_unregister(&n516_battery); ++err_bat_reg: ++ input_unregister_device(input); ++err_input_register: ++ input_free_device(input); ++err_input_alloc: ++ gpio_free(GPIO_CHARG_STAT_N); ++err_gpio_req_chargstat: ++ gpio_free(GPIO_LPC_INT); ++err_gpio_req_lpcint: ++ i2c_set_clientdata(client, NULL); ++ kfree(chip); ++ ++ return ret; ++} ++ ++static int __devexit n516_lpc_remove(struct i2c_client *client) ++{ ++ struct n516_lpc_chip *chip = i2c_get_clientdata(client); ++ ++ unregister_pm_notifier(&n516_lpc_notif_block); ++ pm_power_off = NULL; ++ free_irq(gpio_to_irq(GPIO_CHARG_STAT_N), &n516_battery); ++ free_irq(gpio_to_irq(GPIO_LPC_INT), chip); ++ power_supply_unregister(&n516_battery); ++ input_unregister_device(chip->input); ++ gpio_free(GPIO_CHARG_STAT_N); ++ gpio_free(GPIO_LPC_INT); ++ i2c_set_clientdata(client, NULL); ++ kfree(chip); ++ ++ return 0; ++} ++ ++#if CONFIG_PM ++static int n516_lpc_suspend(struct i2c_client *client, pm_message_t msg) ++{ ++ if (!the_lpc->can_sleep) ++ return -EBUSY; ++ ++ if (device_may_wakeup(&client->dev)) ++ enable_irq_wake(gpio_to_irq(GPIO_LPC_INT)); ++ ++ return 0; ++} ++ ++static int n516_lpc_resume(struct i2c_client *client) ++{ ++ if (device_may_wakeup(&client->dev)) ++ disable_irq_wake(gpio_to_irq(GPIO_LPC_INT)); ++ ++ return 0; ++} ++#else ++#define n516_lpc_suspend NULL ++#define n516_lpc_resume NULL ++#endif ++ ++ ++static struct i2c_driver n516_lpc_driver = { ++ .class = I2C_CLASS_HWMON, ++ .driver = { ++ .name = "n516-keys", ++ .owner = THIS_MODULE, ++ }, ++ .probe = n516_lpc_probe, ++ .remove = __devexit_p(n516_lpc_remove), ++ .detect = n516_lpc_detect, ++ .id_table = n516_lpc_i2c_ids, ++ .address_list = normal_i2c, ++ .suspend = n516_lpc_suspend, ++ .resume = n516_lpc_resume, ++}; ++ ++static int __init n516_lpc_init(void) ++{ ++ return i2c_add_driver(&n516_lpc_driver); ++} ++module_init(n516_lpc_init); ++ ++static void __exit n516_lpc_exit(void) ++{ ++ i2c_del_driver(&n516_lpc_driver); ++} ++module_exit(n516_lpc_exit); ++ ++MODULE_AUTHOR("Yauhen Kharuzhy"); ++MODULE_LICENSE("GPL"); ++MODULE_DESCRIPTION("Keys and power controller driver for N516"); ++MODULE_ALIAS("platform:n516-keys"); diff --git a/target/linux/xburst/patches-2.6.35/801-n526-lpc.patch b/target/linux/xburst/patches-2.6.35/801-n526-lpc.patch new file mode 100644 index 0000000..cf476c4 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/801-n526-lpc.patch @@ -0,0 +1,277 @@ +From f5978b5a9701fe1ddeffa0c5f73923fcaf31129e Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 12 May 2010 14:23:43 +0200 +Subject: [PATCH] Add n526 lpc driver + +--- + drivers/misc/Kconfig | 9 ++ + drivers/misc/Makefile | 1 + + drivers/misc/n526-lpc.c | 237 +++++++++++++++++++++++++++++++++++++++++++++++ + 3 files changed, 247 insertions(+), 0 deletions(-) + create mode 100644 drivers/misc/n526-lpc.c + +--- a/drivers/misc/Kconfig ++++ b/drivers/misc/Kconfig +@@ -361,6 +361,15 @@ config N516_LPC + help + N516 keyboard & power controller driver + ++config N526_LPC ++ tristate "N526 LPC934 coprocessor" ++ depends on JZ4740_N526 ++ help ++ If you say yes here you get support for the N526s NXP LPC934 coprocessor. ++ It is used as a keyboard controllor and for power management. ++ ++ If you have a N526 you probably want to say Y here. ++ + source "drivers/misc/c2port/Kconfig" + source "drivers/misc/eeprom/Kconfig" + source "drivers/misc/cb710/Kconfig" +--- a/drivers/misc/Makefile ++++ b/drivers/misc/Makefile +@@ -32,3 +32,4 @@ obj-y += eeprom/ + obj-y += cb710/ + obj-$(CONFIG_VMWARE_BALLOON) += vmware_balloon.o + obj-$(CONFIG_N516_LPC) += n516-lpc.o ++obj-$(CONFIG_N526_LPC) += n526-lpc.o +--- /dev/null ++++ b/drivers/misc/n526-lpc.c +@@ -0,0 +1,237 @@ ++/* ++ * Copyright (C) 2009, Lars-Peter Clausen <lars@metafoo.de> ++ * ++ * This program is free software; you can redistribute it and/or modify ++ * it under the terms of the GNU General Public License version 2 as ++ * published by the Free Software Foundation. ++ * ++ * You should have received a copy of the GNU General Public License along ++ * with this program; if not, write to the Free Software Foundation, Inc., ++ * 675 Mass Ave, Cambridge, MA 02139, USA. ++ * ++ */ ++ ++#include <linux/kernel.h> ++#include <linux/module.h> ++#include <linux/i2c.h> ++#include <linux/input.h> ++#include <linux/irq.h> ++#include <linux/interrupt.h> ++ ++#include <linux/workqueue.h> ++ ++#include <asm/mach-jz4740/irq.h> ++#include <asm/mach-jz4740/gpio.h> ++ ++struct n526_lpc { ++ struct i2c_client *client; ++ struct input_dev *input; ++ ++ struct work_struct work; ++}; ++ ++static const unsigned int n526_lpc_keymap[] = { ++ [0x01] = KEY_PAGEUP, ++ [0x02] = KEY_PAGEDOWN, ++ [0x03] = KEY_VOLUMEUP, ++ [0x04] = KEY_VOLUMEDOWN, ++ [0x06] = KEY_1, ++ [0x07] = KEY_Q, ++ [0x08] = KEY_A, ++ [0x09] = KEY_Z, ++ [0x0a] = KEY_LEFTSHIFT, ++ [0x0b] = KEY_2, ++ [0x0c] = KEY_W, ++ [0x0d] = KEY_S, ++ [0x0e] = KEY_X, ++ [0x0f] = KEY_REFRESH, ++ [0x10] = KEY_3, ++ [0x11] = KEY_E, ++ [0x12] = KEY_D, ++ [0x13] = KEY_C, ++ [0x14] = KEY_DOCUMENTS, ++ [0x15] = KEY_4, ++ [0x16] = KEY_R, ++ [0x17] = KEY_F, ++ [0x18] = KEY_V, ++ [0x19] = KEY_MUTE, ++ [0x1a] = KEY_5, ++ [0x1b] = KEY_T, ++ [0x1c] = KEY_G, ++ [0x1d] = KEY_B, ++ [0x1e] = KEY_DELETE, ++ [0x1f] = KEY_6, ++ [0x20] = KEY_Y, ++ [0x21] = KEY_H, ++ [0x22] = KEY_N, ++ [0x23] = KEY_SPACE, ++ [0x24] = KEY_7, ++ [0x25] = KEY_U, ++ [0x26] = KEY_J, ++ [0x27] = KEY_M, ++/* [0x28] = KEY_SYM, */ ++ [0x29] = KEY_8, ++ [0x2a] = KEY_I, ++ [0x2b] = KEY_K, ++ [0x2c] = KEY_MENU, ++ [0x2d] = KEY_LEFT, ++ [0x2e] = KEY_9, ++ [0x2f] = KEY_O, ++ [0x30] = KEY_L, ++ [0x31] = KEY_UP, ++ [0x32] = KEY_DOWN, ++ [0x33] = KEY_0, ++ [0x34] = KEY_P, ++ [0x35] = KEY_BACKSPACE, ++ [0x36] = KEY_ENTER, ++ [0x37] = KEY_RIGHT, ++}; ++ ++static void n526_lpc_irq_work(struct work_struct *work) ++{ ++ int ret; ++ struct n526_lpc *n526_lpc = container_of(work, struct n526_lpc, work); ++ struct i2c_client *client = n526_lpc->client; ++ unsigned char raw_msg; ++ struct i2c_msg msg = {client->addr, client->flags | I2C_M_RD, 1, &raw_msg}; ++ unsigned char keycode; ++ ++ ++ ret = i2c_transfer(client->adapter, &msg, 1); ++ ++ if (ret != 1) { ++ dev_err(&client->dev, "Failed to read lpc status\n"); ++ } ++ ++ keycode = raw_msg & 0x7f; ++ ++ if (keycode < ARRAY_SIZE(n526_lpc_keymap)) { ++ input_report_key(n526_lpc->input, n526_lpc_keymap[keycode], ++ !(raw_msg & 0x80)); ++ input_sync(n526_lpc->input); ++ } ++} ++ ++static irqreturn_t n526_lpc_irq(int irq, void *dev_id) ++{ ++ struct n526_lpc *n526_lpc = dev_id; ++ ++ schedule_work(&n526_lpc->work); ++ return IRQ_HANDLED; ++} ++ ++static int __devinit n526_lpc_probe(struct i2c_client *client, ++ const struct i2c_device_id *id) ++{ ++ int ret; ++ size_t i; ++ struct n526_lpc *n526_lpc; ++ struct input_dev *input; ++ ++ n526_lpc = kmalloc(sizeof(*n526_lpc), GFP_KERNEL); ++ ++ if (!n526_lpc) { ++ dev_err(&client->dev, "Failed to allocate device structure\n"); ++ return -ENOMEM; ++ } ++ ++ input = input_allocate_device(); ++ if (!input) { ++ dev_err(&client->dev, "Failed to allocate input device\n"); ++ ret = -ENOMEM; ++ goto err_free; ++ } ++ ++ input->name = "n526-keys"; ++ input->phys = "n526-keys/input0"; ++ input->dev.parent = &client->dev; ++ input->id.bustype = BUS_I2C; ++ input->id.vendor = 0x0001; ++ input->id.product = 0x0001; ++ input->id.version = 0x0001; ++ ++ __set_bit(EV_KEY, input->evbit); ++ ++ for (i = 0; i < ARRAY_SIZE(n526_lpc_keymap); ++i) { ++ if (n526_lpc_keymap[i] != 0) ++ __set_bit(n526_lpc_keymap[i], input->keybit); ++ } ++ ++ ret = input_register_device(input); ++ ++ if (ret) { ++ dev_err(&client->dev, "Failed to register input device: %d\n", ret); ++ goto err_free_input; ++ } ++ ++ n526_lpc->client = client; ++ n526_lpc->input = input; ++ INIT_WORK(&n526_lpc->work, n526_lpc_irq_work); ++ ++ ret = request_irq(client->irq, n526_lpc_irq, IRQF_TRIGGER_FALLING, ++ "n526-lpc", n526_lpc); ++ if (ret) { ++ dev_err(&client->dev, "Failed to request irq: %d\n", ret); ++ goto err_unregister_input; ++ } ++ ++ i2c_set_clientdata(client, n526_lpc); ++ ++ return 0; ++ ++err_unregister_input: ++ input_unregister_device(input); ++err_free_input: ++ input_free_device(input); ++err_free: ++ kfree(n526_lpc); ++ ++ return ret; ++} ++ ++static int n526_lpc_remove(struct i2c_client *client) ++{ ++ struct n526_lpc *n526_lpc = i2c_get_clientdata(client); ++ ++ free_irq(client->irq, n526_lpc); ++ ++ i2c_set_clientdata(client, NULL); ++ input_unregister_device(n526_lpc->input); ++ input_free_device(n526_lpc->input); ++ kfree(n526_lpc); ++ ++ return 0; ++} ++ ++static const struct i2c_device_id n526_lpc_id[] = { ++ { "n526-lpc", 0 }, ++ { } ++}; ++MODULE_DEVICE_TABLE(i2c, n526_lpc_id); ++ ++static struct i2c_driver n526_lpc_driver = { ++ .driver = { ++ .name = "n526-lpc", ++ .owner = THIS_MODULE, ++ }, ++ .probe = n526_lpc_probe, ++ .remove = n526_lpc_remove, ++ .id_table = n526_lpc_id, ++}; ++ ++static int __init n526_lpc_init(void) ++{ ++ return i2c_add_driver(&n526_lpc_driver); ++} ++module_init(n526_lpc_init); ++ ++static void __exit n526_lpc_exit(void) ++{ ++ i2c_del_driver(&n526_lpc_driver); ++} ++module_exit(n526_lpc_exit); ++ ++MODULE_LICENSE("GPL"); ++MODULE_AUTHOR("Lars-Peter Clausen"); ++MODULE_DESCRIPTION("n526 keypad driver"); ++MODULE_ALIAS("i2c:n526-keys"); diff --git a/target/linux/xburst/patches-2.6.35/900-add-openwrt-logo.patch b/target/linux/xburst/patches-2.6.35/900-add-openwrt-logo.patch new file mode 100644 index 0000000..15ebd38 --- /dev/null +++ b/target/linux/xburst/patches-2.6.35/900-add-openwrt-logo.patch @@ -0,0 +1,9730 @@ +From cefa31e6ddf48d8aae726f40e100af150b382f23 Mon Sep 17 00:00:00 2001 +From: Lars-Peter Clausen <lars@metafoo.de> +Date: Wed, 12 May 2010 14:18:47 +0200 +Subject: [PATCH] Add openwrt logo + +--- + drivers/video/logo/Kconfig | 4 + + drivers/video/logo/Makefile | 1 + + drivers/video/logo/logo.c | 4 + + drivers/video/logo/logo_openwrt_clut224.ppm | 9669 +++++++++++++++++++++++++++ + include/linux/linux_logo.h | 1 + + 5 files changed, 9679 insertions(+), 0 deletions(-) + create mode 100644 drivers/video/logo/logo_openwrt_clut224.ppm + +--- a/drivers/video/logo/Kconfig ++++ b/drivers/video/logo/Kconfig +@@ -82,4 +82,8 @@ config LOGO_M32R_CLUT224 + depends on M32R + default y + ++config LOGO_OPENWRT_CLUT224 ++ bool "224-color OpenWrt Linux logo" ++ default y ++ + endif # LOGO +--- a/drivers/video/logo/Makefile ++++ b/drivers/video/logo/Makefile +@@ -15,6 +15,7 @@ obj-$(CONFIG_LOGO_SUPERH_MONO) += logo_ + obj-$(CONFIG_LOGO_SUPERH_VGA16) += logo_superh_vga16.o + obj-$(CONFIG_LOGO_SUPERH_CLUT224) += logo_superh_clut224.o + obj-$(CONFIG_LOGO_M32R_CLUT224) += logo_m32r_clut224.o ++obj-$(CONFIG_LOGO_OPENWRT_CLUT224) += logo_openwrt_clut224.o + + obj-$(CONFIG_SPU_BASE) += logo_spe_clut224.o + +--- a/drivers/video/logo/logo.c ++++ b/drivers/video/logo/logo.c +@@ -100,6 +100,10 @@ const struct linux_logo * __init_refok f + /* M32R Linux logo */ + logo = &logo_m32r_clut224; + #endif ++#ifdef CONFIG_LOGO_OPENWRT_CLUT224 ++ /* OpenWrt logo */ ++ logo = &logo_openwrt_clut224; ++#endif + } + return logo; + } +--- /dev/null ++++ b/drivers/video/logo/logo_openwrt_clut224.ppm +@@ -0,0 +1,9669 @@ ++P3 ++320 179 ++255 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 55 70 121 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 48 64 117 73 86 133 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++73 86 133 65 79 128 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 35 51 108 70 84 131 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 49 65 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 58 73 123 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 36 52 108 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 56 70 122 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 54 69 120 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 72 85 132 72 85 132 58 73 123 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++52 67 119 73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 66 80 129 33 50 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 38 54 109 71 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 66 80 129 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 55 70 121 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 36 52 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 58 73 123 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 33 50 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 46 61 115 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 47 105 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 43 59 113 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 72 85 132 64 78 127 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 50 65 118 ++73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 66 80 129 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 44 60 114 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 54 69 120 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 50 65 118 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 48 64 117 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 27 44 102 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 72 85 132 70 84 131 32 49 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 46 61 115 73 86 133 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 65 79 128 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++56 70 122 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 32 49 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++58 73 123 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 35 51 108 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 52 67 119 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 43 59 113 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 111 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 33 50 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++72 85 132 72 85 132 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 42 58 112 73 86 133 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 63 77 126 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 66 80 128 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 54 69 120 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 39 55 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 58 73 123 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 52 67 119 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 39 55 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++44 60 114 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 111 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 35 51 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++72 85 132 55 70 121 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 38 54 109 72 85 132 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++58 73 123 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 71 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 63 77 126 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 52 67 119 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 47 62 115 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 47 62 115 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 110 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 35 51 108 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 37 53 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++65 79 128 27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 47 105 69 83 131 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 49 65 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 45 60 114 72 85 132 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 51 66 119 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 46 61 115 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 47 62 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 38 54 109 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 43 59 113 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 63 77 126 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 72 85 132 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 60 75 125 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 66 80 129 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 60 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 55 70 121 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 46 104 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 47 62 115 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++50 65 118 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 68 82 130 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 71 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 48 64 117 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 55 70 121 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 52 67 119 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 54 69 120 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++54 69 120 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 37 53 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 29 45 103 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 60 75 125 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 50 65 118 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 64 78 127 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 110 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 37 53 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++48 64 117 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 47 62 115 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 32 49 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 42 58 112 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 69 83 131 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 47 62 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 66 80 129 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 64 78 127 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 44 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 47 62 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 36 52 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 111 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 32 49 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 54 69 120 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 70 84 131 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++56 70 122 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 50 65 118 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++47 62 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 58 73 123 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 52 67 119 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 52 67 119 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 37 53 109 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 40 56 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 38 54 109 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 35 51 108 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 56 70 122 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++60 75 125 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++58 73 123 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 50 65 118 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++29 45 103 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 44 60 114 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 34 50 107 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 36 52 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 63 77 126 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++36 52 108 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 45 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 63 77 126 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++63 77 126 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 54 69 120 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 33 50 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 28 45 103 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 47 62 115 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 31 48 105 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 45 60 114 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++66 80 128 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 58 73 123 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 59 74 124 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 50 65 118 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++40 56 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 48 64 117 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 29 45 103 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 27 44 102 68 82 130 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 37 53 109 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++60 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 43 59 113 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 44 60 114 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 47 62 115 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 46 61 115 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 66 80 129 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 63 77 126 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 45 60 114 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 66 80 128 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 56 70 122 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++54 69 120 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++52 67 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 37 53 109 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 48 64 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 43 59 113 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 32 49 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++26 43 102 66 80 129 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 72 85 132 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 58 73 123 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 56 70 122 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++45 60 114 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 52 67 119 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 40 56 111 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 35 51 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++43 59 113 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 65 79 128 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 68 82 130 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 66 80 129 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 37 53 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 110 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 37 53 109 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 40 56 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++66 80 128 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 40 56 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 50 65 118 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 39 55 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 45 60 114 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++32 49 106 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 54 69 120 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 33 50 106 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 35 51 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 73 86 133 71 84 130 70 81 118 70 81 118 71 84 130 ++76 89 135 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 60 75 125 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 51 66 119 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++66 80 128 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 51 66 119 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 49 65 117 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 47 105 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 44 60 114 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 37 53 109 25 42 101 15 25 57 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 77 90 136 60 71 109 43 51 76 25 31 50 15 16 21 ++3 4 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 7 9 13 15 18 27 29 34 52 46 54 80 64 76 117 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 63 77 126 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 63 77 126 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++58 73 123 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 58 73 123 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 56 70 122 61 75 125 61 75 125 61 75 125 54 69 120 ++32 41 72 32 41 72 32 41 72 32 41 72 32 41 72 30 37 63 ++30 37 63 30 37 63 30 37 63 30 37 63 30 37 63 30 37 63 ++30 37 63 27 35 61 13 22 52 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 15 25 57 13 22 52 ++13 22 52 13 22 52 27 35 61 30 37 63 30 37 63 30 37 63 ++30 37 63 30 37 63 30 37 63 30 37 63 30 37 63 30 37 63 ++36 45 78 54 69 120 54 69 120 54 69 120 54 69 120 39 55 110 ++25 42 101 19 29 65 13 22 52 13 22 52 13 22 52 13 22 52 ++13 22 52 13 22 52 13 22 52 13 22 52 13 22 52 13 22 52 ++13 22 52 13 22 52 13 22 52 27 35 61 28 36 67 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 47 62 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 43 59 113 23 33 67 4 6 13 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 64 76 117 ++32 38 56 7 9 13 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 14 14 16 3 4 6 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++10 12 18 38 45 67 70 81 118 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 48 64 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 47 62 115 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++48 64 117 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 63 77 126 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 49 65 117 61 75 125 61 75 125 61 75 125 59 74 124 ++2 3 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 10 17 39 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 41 89 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++5 7 13 54 69 120 54 69 120 54 69 120 54 69 120 42 58 112 ++25 42 101 8 10 17 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 14 19 34 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++29 39 72 8 10 17 0 0 0 0 0 0 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 64 76 117 23 26 38 0 0 0 ++0 0 0 0 0 0 15 16 21 89 90 90 137 140 149 187 187 187 ++215 215 215 244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 ++237 237 237 207 207 207 180 180 180 134 134 135 75 75 75 7 8 9 ++0 0 0 0 0 0 1 1 2 29 34 52 70 81 118 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 65 79 128 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 110 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 43 59 113 61 75 125 61 75 125 61 75 125 61 75 125 ++15 18 27 0 0 0 53 55 60 100 102 106 100 102 106 100 102 106 ++100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 ++100 102 106 75 75 75 0 0 0 8 10 17 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 30 30 30 ++100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 ++100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 7 8 9 ++0 0 0 45 57 100 54 69 120 54 69 120 54 69 120 46 61 115 ++25 42 101 1 1 3 0 0 0 89 90 90 100 102 106 100 102 106 ++100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 100 102 106 ++100 102 106 100 102 106 30 30 30 0 0 0 26 32 53 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 29 40 76 8 11 18 ++0 0 0 0 0 0 30 30 30 7 8 9 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 75 88 134 32 38 61 1 1 1 0 0 0 3 4 6 ++89 90 90 195 195 195 251 251 251 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 ++167 167 167 75 75 75 1 2 3 0 0 0 2 3 3 43 51 76 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 65 79 128 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 49 65 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 47 105 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 40 56 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 39 55 110 61 75 125 61 75 125 61 75 125 61 75 125 ++27 35 61 0 0 0 100 102 106 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 226 226 226 0 0 0 1 1 2 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 9 15 36 0 0 0 123 126 137 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 ++0 0 0 30 37 63 54 69 120 54 69 120 54 69 120 49 65 117 ++23 37 83 0 0 0 15 16 21 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 43 45 49 0 0 0 36 45 78 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 30 46 104 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 46 61 115 ++45 60 114 45 60 114 28 40 79 9 12 21 0 0 0 0 0 0 ++15 16 21 137 140 149 244 244 244 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++70 81 118 15 18 27 0 0 0 1 1 1 89 90 90 226 226 226 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 207 207 207 75 75 75 0 0 0 0 0 0 ++23 26 38 71 84 130 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 50 65 118 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 52 67 119 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 58 73 123 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 65 79 128 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 46 61 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 61 75 125 61 75 125 61 75 125 61 75 125 ++41 51 85 0 0 0 43 45 49 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 15 16 21 0 0 0 23 37 83 25 42 101 ++25 42 101 25 42 101 25 42 101 2 3 7 0 0 0 195 195 195 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 148 148 149 ++0 0 0 14 19 34 54 69 120 54 69 120 54 69 120 52 67 119 ++19 29 65 0 0 0 75 75 75 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 1 2 3 0 0 0 49 62 109 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 46 61 115 ++28 40 79 9 13 26 0 0 0 0 0 0 15 16 21 134 134 135 ++244 244 244 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 64 76 117 ++8 10 17 0 0 0 30 30 30 187 187 187 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 14 14 16 ++0 0 0 12 15 26 70 81 118 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 63 77 126 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 66 80 128 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 58 73 123 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 51 66 119 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 61 75 125 61 75 125 61 75 125 61 75 125 ++53 67 117 0 0 0 2 3 3 244 244 244 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 75 75 75 0 0 0 19 29 65 25 42 101 ++25 42 101 25 42 101 23 37 83 0 0 0 14 14 16 251 251 251 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 ++0 0 0 1 2 3 53 67 117 54 69 120 54 69 120 54 69 120 ++13 20 42 0 0 0 117 119 127 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 187 187 187 0 0 0 7 9 15 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 33 50 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 18 31 74 10 14 26 ++0 0 0 0 0 0 14 14 16 123 126 137 244 244 244 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 70 81 118 8 10 17 ++0 0 0 43 45 49 226 226 226 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 ++30 30 30 0 0 0 12 15 26 72 85 132 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 72 85 132 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 50 65 118 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 56 70 122 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 60 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 8 11 18 0 0 0 187 187 187 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 117 119 127 0 0 0 13 20 42 25 42 101 ++25 42 101 25 42 101 13 22 52 0 0 0 89 90 90 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++30 30 30 0 0 0 41 51 85 54 69 120 54 69 120 54 69 120 ++9 13 26 0 0 0 167 167 167 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 134 134 135 0 0 0 13 20 42 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 35 51 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 18 31 74 9 13 26 0 0 0 0 0 0 ++14 14 16 117 119 127 237 237 237 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 75 88 134 15 18 27 0 0 0 ++43 45 49 237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++226 226 226 30 30 30 0 0 0 23 26 38 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++64 78 127 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 44 60 114 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 60 75 125 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 56 70 122 61 75 125 61 75 125 61 75 125 ++60 75 125 23 28 45 0 0 0 134 134 135 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 167 167 167 0 0 0 9 13 26 25 42 101 ++25 42 101 25 42 101 9 13 26 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++100 102 106 0 0 0 21 28 52 54 69 120 54 69 120 54 69 120 ++2 3 7 0 0 0 215 215 215 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 75 75 75 0 0 0 19 29 65 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 37 53 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 7 8 9 117 119 127 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 32 38 61 0 0 0 30 30 30 ++226 226 226 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 207 207 207 7 8 9 0 0 0 46 54 80 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++51 66 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++54 69 120 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 44 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 39 55 111 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 52 67 119 61 75 125 61 75 125 61 75 125 ++60 75 125 32 41 72 0 0 0 75 75 75 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 215 215 215 0 0 0 2 3 7 25 42 101 ++25 42 101 25 42 101 1 1 2 0 0 0 226 226 226 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++167 167 167 0 0 0 8 11 18 54 69 120 54 69 120 49 62 109 ++0 0 0 7 8 9 251 251 251 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++254 254 254 15 16 21 0 0 0 27 41 89 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 60 71 109 0 0 1 1 1 1 187 187 187 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 148 148 149 0 0 0 4 5 9 74 85 123 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++63 77 126 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++44 60 114 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 49 65 117 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 32 49 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 49 65 117 61 75 125 61 75 125 61 75 125 ++60 75 125 49 61 100 0 0 0 15 16 21 254 254 254 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 251 251 251 7 8 9 0 0 0 23 37 83 ++25 42 101 19 29 65 0 0 0 43 45 49 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++237 237 237 2 3 3 0 0 0 49 62 109 54 69 120 41 51 85 ++0 0 0 51 51 51 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++215 215 215 0 0 0 1 2 3 31 48 105 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 40 56 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 19 23 37 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 254 254 254 53 55 60 0 0 0 32 38 56 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 66 79 125 55 65 99 44 53 81 ++40 48 74 44 52 77 50 58 85 60 71 109 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++71 85 132 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++36 52 108 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 66 80 128 60 71 109 49 60 97 ++50 58 85 40 48 74 39 46 71 40 49 78 44 53 81 49 60 97 ++60 71 109 66 79 125 68 82 130 68 82 130 68 82 130 56 70 122 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 29 45 103 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 27 41 89 19 29 65 ++15 25 57 15 25 57 15 25 57 19 29 65 23 37 83 25 42 101 ++25 42 101 25 42 101 46 61 115 61 75 125 61 75 125 61 75 125 ++61 75 125 59 74 124 2 3 5 0 0 0 215 215 215 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 51 51 51 0 0 0 19 29 65 ++25 42 101 10 17 39 0 0 0 100 102 106 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 53 55 60 0 0 0 32 41 72 54 69 120 27 35 61 ++0 0 0 100 102 106 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++155 156 157 0 0 0 9 13 26 30 47 105 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 42 58 112 25 42 101 ++25 42 101 25 42 101 18 31 74 15 25 57 15 25 57 15 25 57 ++18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 60 71 109 0 0 0 7 8 9 226 226 226 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++167 167 167 75 75 75 30 30 30 2 3 3 7 8 9 43 45 49 ++100 102 106 207 207 207 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 195 195 195 0 0 0 3 4 6 ++71 84 130 78 91 137 78 91 137 52 59 86 10 12 18 10 12 18 ++10 12 18 10 12 18 10 12 18 10 12 18 10 12 18 10 12 18 ++10 12 18 10 12 18 10 12 18 10 12 18 10 12 18 23 28 45 ++72 85 132 44 52 77 15 18 27 0 0 1 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 5 7 13 29 34 52 ++60 71 109 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++60 71 109 32 38 61 12 15 26 1 1 2 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 1 1 1 12 15 26 32 38 61 49 60 97 61 75 125 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 65 79 128 41 51 85 8 11 17 8 11 17 ++8 11 17 8 11 17 8 11 17 8 11 17 8 11 17 8 11 17 ++8 11 17 8 11 17 8 11 17 8 10 17 8 10 17 25 31 50 ++64 78 127 53 64 102 26 32 53 5 7 13 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 5 9 ++10 17 39 23 37 83 43 59 113 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 14 19 34 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 13 22 52 ++25 42 101 4 6 13 0 0 0 180 180 180 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 134 134 135 0 0 0 17 22 38 54 69 120 17 22 38 ++0 0 0 148 148 149 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++100 102 106 0 0 0 13 20 42 19 29 65 7 9 15 7 9 15 ++7 9 15 7 9 15 7 9 15 7 9 15 7 9 15 7 9 15 ++7 9 15 7 9 15 7 9 15 7 9 15 7 9 15 9 13 26 ++13 22 52 3 5 9 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 1 1 3 11 15 31 18 31 74 13 20 42 4 6 13 ++4 6 13 4 6 13 2 3 5 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 3 5 9 ++4 6 13 4 6 13 4 6 13 4 6 13 4 6 13 27 41 89 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 29 34 52 0 0 0 100 102 106 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 226 226 226 53 55 60 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 1 2 3 100 102 106 251 251 251 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 51 51 51 0 0 0 ++44 52 77 78 91 137 78 91 137 46 54 81 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 11 17 ++8 10 17 0 0 0 0 0 0 2 3 3 43 45 49 75 75 75 ++100 102 106 75 75 75 53 55 60 15 16 21 0 0 0 0 0 0 ++1 1 1 29 34 52 66 80 128 74 87 134 73 86 133 73 86 133 ++73 86 133 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 68 82 130 72 85 132 71 85 132 49 60 97 15 18 27 ++0 0 0 0 0 0 0 0 0 0 0 0 30 30 30 51 51 51 ++75 75 75 89 90 90 100 102 106 89 90 90 75 75 75 51 51 51 ++15 16 21 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++15 25 57 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 61 75 125 38 47 77 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 21 36 ++32 38 61 1 1 1 0 0 0 0 0 0 14 14 16 51 51 51 ++89 90 90 100 102 106 89 90 90 55 60 74 14 14 16 0 0 0 ++0 0 0 1 1 2 18 25 51 59 74 124 61 75 125 61 75 125 ++61 75 125 60 75 125 27 35 61 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 148 148 149 0 0 0 9 13 26 ++23 37 83 0 0 0 7 8 9 244 244 244 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 195 195 195 0 0 0 3 4 6 53 67 117 7 9 15 ++0 0 0 195 195 195 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++43 45 49 0 0 0 19 29 65 18 27 58 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 30 30 30 75 75 75 100 102 106 75 75 75 ++30 30 30 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++76 89 135 4 5 9 0 0 0 195 195 195 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 237 237 237 30 30 30 0 0 0 ++5 7 13 44 52 77 64 76 117 79 90 127 74 85 123 60 71 109 ++32 38 56 1 1 2 0 0 0 89 90 90 254 254 254 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 0 0 0 ++16 21 36 78 91 137 78 91 137 46 54 81 0 0 0 53 55 60 ++187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 ++187 187 187 187 187 187 187 187 187 134 134 135 0 0 0 0 0 0 ++0 0 0 30 30 30 148 148 149 237 237 237 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 254 254 254 207 207 207 100 102 106 ++3 4 6 0 0 0 10 12 18 60 71 109 73 86 133 73 86 133 ++73 86 133 46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 63 77 126 64 76 117 19 23 37 0 0 0 0 0 0 ++7 9 13 89 90 90 155 156 157 220 220 220 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 167 167 167 100 102 106 14 14 16 0 0 0 ++0 0 0 8 11 18 23 37 83 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 58 73 123 38 47 77 0 0 0 55 60 74 ++187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 ++187 187 187 187 187 187 187 187 187 117 119 127 0 0 0 0 0 0 ++0 0 0 1 1 1 89 90 90 187 187 187 251 251 251 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 251 251 251 195 195 195 ++75 75 75 1 1 1 0 0 0 16 21 36 55 70 121 61 75 125 ++61 75 125 60 75 125 41 51 85 0 0 0 43 45 49 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 195 195 195 0 0 0 3 6 11 ++15 25 57 0 0 0 55 60 74 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 251 251 251 15 16 21 0 0 0 41 51 85 0 0 0 ++1 2 3 244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 ++2 3 3 0 0 0 27 41 89 18 27 58 0 0 0 53 55 60 ++187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 187 ++187 187 187 187 187 187 187 187 187 134 134 135 0 0 0 0 0 0 ++30 30 30 187 187 187 254 254 254 255 255 255 255 255 255 255 255 255 ++255 255 255 215 215 215 117 119 127 14 14 16 0 0 0 0 0 0 ++100 102 106 187 187 187 187 187 187 187 187 187 226 226 226 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 195 195 195 187 187 187 187 187 187 ++187 187 187 187 187 187 187 187 187 7 9 13 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++55 65 99 0 0 0 30 30 30 254 254 254 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 15 16 21 ++74 85 123 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 55 65 99 3 4 6 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 226 226 226 1 1 1 ++1 1 2 71 84 130 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 0 0 0 ++100 102 106 244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++207 207 207 43 45 49 0 0 0 7 9 13 64 76 117 73 86 133 ++73 86 133 54 69 120 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 41 54 95 4 5 9 0 0 0 14 14 16 123 126 137 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 148 148 149 ++15 16 21 0 0 0 1 2 3 19 29 65 25 42 101 25 42 101 ++25 42 101 25 42 101 55 70 121 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 167 167 167 0 0 0 0 0 0 ++30 30 30 195 195 195 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 187 187 187 14 14 16 0 0 0 19 23 37 61 75 125 ++61 75 125 60 75 125 53 67 117 0 0 0 2 3 3 244 244 244 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 2 3 3 0 0 0 ++9 12 21 0 0 0 134 134 135 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 89 90 90 0 0 0 12 15 26 0 0 0 ++43 45 49 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 187 187 187 ++0 0 0 4 6 13 25 42 101 18 27 58 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 51 51 51 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++38 45 67 0 0 0 100 102 106 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 215 215 215 0 0 0 1 1 2 68 77 109 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 48 55 81 0 0 0 30 30 30 251 251 251 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 43 45 49 ++0 0 0 55 65 99 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 148 148 149 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 43 45 49 0 0 0 10 12 18 66 80 128 ++73 86 133 59 74 124 25 42 101 25 42 101 25 42 101 25 42 101 ++18 31 74 1 2 3 0 0 0 53 55 60 220 220 220 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++237 237 237 75 75 75 0 0 0 0 0 1 19 29 65 25 42 101 ++25 42 101 25 42 101 52 67 119 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 167 167 167 0 0 0 53 55 60 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 207 207 207 7 8 9 0 0 0 32 41 72 ++61 75 125 60 75 125 60 75 125 8 11 18 0 0 0 187 187 187 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 43 45 49 0 0 0 ++0 0 0 0 0 0 207 207 207 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 155 156 157 0 0 0 0 0 0 0 0 0 ++89 90 90 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 ++0 0 0 9 15 36 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 7 9 13 226 226 226 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 251 251 251 30 30 30 0 0 0 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++23 26 38 0 0 0 155 156 157 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 123 126 137 0 0 0 23 28 45 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 81 94 136 7 9 13 0 0 0 180 180 180 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 ++0 0 0 39 46 71 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 123 126 137 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 226 226 226 30 30 30 0 0 0 32 38 61 ++73 86 133 63 77 126 25 42 101 25 42 101 25 42 101 23 37 83 ++2 3 7 0 0 0 89 90 90 251 251 251 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 254 254 254 100 102 106 0 0 0 1 1 2 18 31 74 ++25 42 101 25 42 101 49 65 117 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 167 167 167 51 51 51 237 237 237 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 148 148 149 0 0 0 7 9 15 ++59 74 124 60 75 125 60 75 125 23 28 45 0 0 0 134 134 135 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++0 0 0 15 16 21 254 254 254 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 226 226 226 0 0 0 0 0 0 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 ++0 0 0 15 25 57 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 134 134 135 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 155 156 157 0 0 0 0 0 0 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++8 11 17 0 0 0 207 207 207 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 53 55 60 0 0 0 52 59 86 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 32 38 56 0 0 0 117 119 127 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 137 140 149 ++0 0 0 29 34 52 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 237 237 237 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 187 187 187 0 0 0 1 1 2 ++60 71 109 66 80 129 25 42 101 25 42 101 25 42 101 5 7 14 ++0 0 0 75 75 75 251 251 251 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 254 254 254 89 90 90 0 0 0 3 6 11 ++25 42 101 25 42 101 48 64 117 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 207 207 207 237 237 237 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 251 251 251 30 30 30 0 0 0 ++41 51 85 60 75 125 60 75 125 32 41 72 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 ++0 0 0 89 90 90 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 167 167 167 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 43 45 49 0 0 0 0 0 0 ++187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 15 16 21 ++0 0 0 23 37 83 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 207 207 207 244 244 244 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 51 51 51 0 0 0 0 0 1 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 76 90 135 ++1 1 2 0 0 0 237 237 237 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 14 14 16 0 0 0 64 76 117 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 50 58 85 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 167 167 167 ++0 0 0 19 23 37 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 0 0 0 ++25 31 50 70 84 131 25 42 101 25 42 101 15 25 57 0 0 0 ++30 30 30 244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 251 251 251 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 30 30 30 0 0 0 ++13 20 42 25 42 101 47 62 115 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 ++19 24 44 60 75 125 60 75 125 49 61 100 0 0 0 15 16 21 ++254 254 254 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 187 187 187 0 0 0 ++0 0 0 167 167 167 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 43 45 49 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 0 0 0 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 220 220 220 0 0 0 ++1 1 3 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 195 195 195 0 0 0 1 1 3 9 13 26 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 74 85 123 ++0 0 0 7 8 9 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 0 0 0 0 0 0 81 94 136 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 60 71 109 0 0 0 43 45 49 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 195 195 195 ++0 0 0 15 16 21 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 0 0 0 ++1 2 3 62 75 121 25 42 101 27 41 89 2 3 7 0 0 0 ++187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 226 226 226 ++89 90 90 15 16 21 0 0 0 7 9 13 75 75 75 207 207 207 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 187 187 187 0 0 0 ++2 3 5 25 42 101 46 61 115 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 195 195 195 0 0 0 ++8 10 17 60 75 125 60 75 125 59 74 124 2 3 5 0 0 0 ++215 215 215 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 237 237 237 0 0 0 ++1 1 1 226 226 226 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 ++220 220 220 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 187 187 187 0 0 0 30 30 30 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 167 167 167 0 0 0 ++9 12 21 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 89 90 90 0 0 0 10 17 39 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 64 76 117 ++0 0 0 15 16 21 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 220 220 220 0 0 0 4 5 9 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 68 77 109 0 0 0 30 30 30 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 ++0 0 0 8 11 17 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 215 215 215 137 140 149 134 134 135 180 180 180 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 43 51 76 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 15 16 21 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7 8 9 ++187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 51 51 51 ++0 0 0 15 25 57 45 60 114 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 3 4 6 ++0 0 0 53 67 117 60 75 125 60 75 125 14 19 34 0 0 0 ++155 156 157 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 30 30 30 ++43 45 49 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 ++148 148 149 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 7 8 9 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 ++13 20 42 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 255 255 255 255 255 255 ++226 226 226 3 4 6 0 0 0 23 37 83 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 64 76 117 ++0 0 0 30 30 30 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 207 207 207 0 0 0 7 9 13 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 70 81 118 0 0 0 14 14 16 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 ++0 0 0 4 5 9 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++100 102 106 1 1 1 0 0 0 0 0 0 0 0 0 55 60 74 ++237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 ++0 0 0 23 26 38 25 42 101 9 12 21 0 0 0 180 180 180 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 254 254 254 51 51 51 0 0 0 ++15 18 27 60 71 109 62 75 121 53 64 102 19 23 37 0 0 0 ++30 30 30 251 251 251 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 ++0 0 0 9 12 21 45 60 114 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++167 167 167 51 51 51 7 8 9 30 30 30 100 102 106 244 244 244 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 30 30 30 ++0 0 0 49 62 109 60 75 125 60 75 125 27 35 61 0 0 0 ++100 102 106 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 ++117 119 127 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 ++75 75 75 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 117 119 127 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 51 51 51 0 0 0 ++19 29 65 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++244 244 244 100 102 106 7 8 9 0 0 0 30 30 30 100 102 106 ++89 90 90 0 0 0 9 13 26 25 42 101 9 15 36 0 0 0 ++7 8 9 14 14 16 14 14 16 14 14 16 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 43 45 49 14 14 16 14 14 16 ++14 14 16 14 14 16 14 14 16 1 1 1 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 64 76 117 ++0 0 0 30 30 30 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 207 207 207 0 0 0 7 9 13 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 68 77 109 0 0 0 30 30 30 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 ++0 0 0 8 11 17 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 ++0 0 0 0 0 1 23 26 38 29 34 52 4 5 9 0 0 0 ++75 75 75 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 ++0 0 0 4 5 9 27 41 89 0 0 0 7 8 9 244 244 244 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 1 1 2 ++44 52 77 50 58 85 50 58 85 50 58 85 44 53 81 1 1 2 ++0 0 0 180 180 180 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 226 226 226 ++1 1 1 0 0 1 42 56 104 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 43 45 49 ++0 0 0 49 60 97 60 75 125 60 75 125 41 51 85 0 0 0 ++43 45 49 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 ++187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 220 220 220 0 0 0 0 0 0 ++14 14 16 251 251 251 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 137 140 149 167 167 167 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 3 4 6 0 0 0 ++27 41 89 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++75 75 75 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 18 31 74 25 42 101 9 15 36 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 70 81 118 ++0 0 0 14 14 16 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 220 220 220 0 0 0 3 4 6 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 65 74 105 0 0 0 43 45 49 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 195 195 195 ++0 0 0 15 16 21 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 14 14 16 ++0 0 0 48 55 81 76 89 135 76 89 135 60 71 109 1 2 3 ++0 0 0 207 207 207 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++14 14 16 0 0 0 15 25 57 0 0 0 75 75 75 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 100 102 106 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++43 45 49 0 0 0 36 45 78 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 14 14 16 ++0 0 0 27 35 61 60 71 109 49 60 97 1 2 3 0 0 0 ++220 220 220 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 53 67 117 0 0 0 ++1 2 3 237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 ++251 251 251 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 148 148 149 0 0 0 0 0 0 ++0 0 0 195 195 195 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 220 220 220 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 195 195 195 0 0 0 3 6 11 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 ++0 0 0 2 3 7 18 31 74 25 42 101 18 31 74 10 17 39 ++1 1 3 4 6 13 25 42 101 25 42 101 27 41 89 23 37 83 ++23 37 83 23 37 83 11 15 31 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 19 29 65 ++23 37 83 23 37 83 23 37 83 23 37 83 23 37 83 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 71 84 130 ++0 0 0 0 0 0 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 0 0 0 0 0 0 78 91 137 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 55 65 99 0 0 0 53 55 60 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 187 187 187 ++0 0 0 15 18 27 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 ++10 12 18 76 89 135 76 89 135 76 89 135 76 89 135 23 28 45 ++0 0 0 134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++53 55 60 0 0 0 9 13 26 0 0 0 117 119 127 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 117 119 127 75 75 75 75 75 75 ++75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 75 ++75 75 75 117 119 127 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++89 90 90 0 0 0 28 36 67 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 ++5 7 13 63 77 126 64 78 127 63 77 126 12 15 26 0 0 0 ++180 180 180 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 8 11 18 ++0 0 0 187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 75 75 75 0 0 0 1 2 3 ++0 0 0 117 119 127 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 9 15 36 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 75 75 75 ++0 0 0 13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 ++27 41 89 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 76 89 135 ++1 1 2 0 0 0 226 226 226 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 15 16 21 0 0 0 64 76 117 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 44 50 70 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 ++0 0 0 23 26 38 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 ++25 31 50 76 89 135 76 89 135 76 89 135 76 89 135 40 48 74 ++0 0 0 89 90 90 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++89 90 90 0 0 0 1 1 3 0 0 0 137 140 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++117 119 127 0 0 0 21 28 52 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 ++23 28 45 64 78 127 64 78 127 63 77 126 17 22 38 0 0 0 ++148 148 149 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 23 28 45 ++0 0 0 134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 251 251 251 14 14 16 0 0 0 26 32 53 ++0 0 0 51 51 51 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 75 75 75 0 0 0 15 25 57 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 251 251 251 14 14 16 ++0 0 0 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++15 16 21 0 0 0 187 187 187 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 53 55 60 0 0 0 50 58 85 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 82 95 139 25 31 50 0 0 0 134 134 135 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 ++0 0 0 32 38 61 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++38 44 61 76 89 135 76 89 135 76 89 135 76 89 135 50 58 85 ++0 0 0 75 75 75 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++100 102 106 0 0 0 0 0 0 0 0 0 167 167 167 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++148 148 149 0 0 0 18 23 42 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 ++32 38 61 64 78 127 64 78 127 63 77 126 18 23 42 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 32 41 72 ++0 0 0 75 75 75 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 187 187 187 0 0 0 3 6 11 49 62 109 ++1 1 1 1 1 1 237 237 237 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 0 0 0 ++2 3 5 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++23 28 45 0 0 0 148 148 149 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 134 134 135 0 0 0 23 26 38 82 95 139 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 77 90 136 4 5 9 0 0 0 195 195 195 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 ++0 0 0 46 54 80 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 ++38 44 61 76 89 135 76 89 135 76 89 135 76 89 135 50 58 85 ++0 0 0 75 75 75 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++100 102 106 0 0 0 0 0 0 0 0 0 180 180 180 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++155 156 157 0 0 0 16 21 36 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 18 23 42 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 49 61 100 ++0 0 0 15 16 21 254 254 254 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 117 119 127 0 0 0 19 24 44 56 70 122 ++12 15 26 0 0 0 167 167 167 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 220 220 220 0 0 0 1 1 2 25 42 101 ++25 42 101 25 42 101 25 42 101 18 27 58 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 0 0 0 ++8 10 17 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++39 46 71 0 0 0 89 90 90 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 220 220 220 1 1 1 1 1 2 65 75 108 ++82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 82 95 139 50 58 85 0 0 0 30 30 30 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 15 18 27 ++0 0 0 60 71 109 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 76 89 135 76 89 135 76 89 135 76 89 135 43 51 76 ++0 0 0 89 90 90 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++100 102 106 0 0 0 0 0 0 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++167 167 167 0 0 0 14 19 34 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 17 22 38 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++3 4 6 0 0 0 215 215 215 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 51 51 51 0 0 0 36 45 78 56 70 122 ++27 35 61 0 0 0 89 90 90 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 167 167 167 0 0 0 8 11 18 25 42 101 ++25 42 101 25 42 101 25 42 101 18 27 58 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 148 148 149 0 0 0 ++11 15 31 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++60 71 109 0 0 0 14 14 16 251 251 251 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 10 12 18 ++70 81 118 82 95 139 82 95 139 82 95 139 82 95 139 82 95 139 ++82 95 139 60 71 109 4 5 9 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 0 0 0 ++4 5 9 77 90 136 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 155 156 157 0 0 0 ++19 23 37 76 89 135 76 89 135 76 89 135 76 89 135 32 38 56 ++0 0 0 117 119 127 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++89 90 90 0 0 0 4 6 13 0 0 0 137 140 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 226 226 226 220 220 220 220 220 220 ++220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 ++220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 ++220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 ++137 140 149 0 0 0 15 18 27 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 13 20 42 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++14 19 34 0 0 0 155 156 157 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 237 237 237 1 1 1 0 0 0 49 62 109 56 70 122 ++41 54 95 0 0 0 15 16 21 254 254 254 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 100 102 106 0 0 0 13 20 42 25 42 101 ++25 42 101 25 42 101 25 42 101 18 27 58 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 134 134 135 0 0 0 ++10 17 39 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 7 9 13 0 0 0 187 187 187 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 237 237 237 43 45 49 0 0 0 ++3 4 6 38 44 61 55 65 99 64 76 117 68 77 109 55 65 99 ++29 34 52 1 1 2 0 0 0 75 75 75 254 254 254 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 123 126 137 0 0 0 ++23 28 45 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 226 226 226 1 2 3 ++1 1 2 64 76 117 76 89 135 76 89 135 75 88 134 10 12 18 ++0 0 0 167 167 167 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++55 60 74 0 0 0 9 15 36 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 15 18 27 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 13 20 42 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++27 35 61 0 0 0 100 102 106 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 167 167 167 0 0 0 9 12 21 56 70 122 56 70 122 ++55 70 121 4 5 9 0 0 0 207 207 207 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 53 55 60 0 0 0 19 29 65 25 42 101 ++25 42 101 25 42 101 25 42 101 18 27 58 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 20 42 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 30 30 30 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 32 38 61 0 0 0 75 75 75 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 237 237 237 75 75 75 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 1 2 3 100 102 106 251 251 251 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 251 251 251 30 30 30 0 0 0 ++52 59 86 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 ++0 0 0 5 7 13 44 52 77 55 65 99 23 28 45 0 0 0 ++30 30 30 244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++15 16 21 0 0 0 19 29 65 0 0 0 43 45 49 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 137 140 149 0 0 0 0 0 1 ++4 5 9 4 5 9 4 5 9 4 5 9 4 5 9 2 3 5 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 2 3 7 19 23 37 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 11 17 38 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++41 51 85 0 0 0 43 45 49 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 89 90 90 0 0 0 21 28 52 56 70 122 56 70 122 ++56 70 122 18 23 42 0 0 0 134 134 135 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 251 251 251 7 8 9 0 0 0 23 37 83 25 42 101 ++25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 148 148 149 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 43 45 49 0 0 0 18 31 74 ++25 42 101 18 31 74 13 20 42 3 6 11 13 22 52 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 70 81 118 1 1 2 1 1 1 207 207 207 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++195 195 195 100 102 106 51 51 51 30 30 30 30 30 30 53 55 60 ++117 119 127 207 207 207 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 167 167 167 0 0 0 7 9 13 ++76 89 135 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 237 237 237 ++51 51 51 0 0 0 0 0 0 0 0 0 0 0 0 7 8 9 ++187 187 187 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 220 220 220 ++0 0 0 2 3 5 25 42 101 1 2 3 1 1 1 220 220 220 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 215 215 215 1 2 3 0 0 1 ++50 58 85 69 83 131 69 83 131 69 83 131 64 76 117 9 12 21 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 1 7 9 13 25 31 50 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 64 78 127 63 77 126 11 17 38 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++53 67 117 0 0 0 1 2 3 237 237 237 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++254 254 254 15 16 21 0 0 0 41 51 85 56 70 122 56 70 122 ++56 70 122 32 41 72 0 0 0 53 55 60 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 195 195 195 0 0 0 3 5 9 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 10 17 39 0 0 0 134 134 135 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 75 75 75 0 0 0 3 5 9 ++1 1 2 0 0 0 0 0 0 0 0 0 10 17 39 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 29 34 52 0 0 0 75 75 75 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 244 244 244 30 30 30 0 0 0 39 46 71 ++78 91 137 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++244 244 244 137 140 149 75 75 75 51 51 51 89 90 90 207 207 207 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 167 167 167 ++0 0 0 9 13 26 25 42 101 11 15 31 0 0 0 134 134 135 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++0 0 1 19 23 37 32 38 56 23 28 45 3 4 6 0 0 0 ++15 16 21 220 220 220 237 237 237 215 215 215 187 187 187 167 167 167 ++137 140 149 117 119 127 89 90 90 75 75 75 43 45 49 30 30 30 ++1 1 1 0 0 0 16 21 36 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 63 77 126 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 8 10 17 0 0 0 187 187 187 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++207 207 207 0 0 0 2 3 5 47 62 115 56 70 122 56 70 122 ++56 70 122 49 62 109 0 0 0 3 4 6 244 244 244 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 148 148 149 0 0 0 11 15 31 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 13 20 42 0 0 0 117 119 127 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 167 167 167 2 3 3 0 0 0 ++0 0 0 30 30 30 53 55 60 0 0 0 9 13 26 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 70 81 118 3 4 6 0 0 0 148 148 149 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 117 119 127 0 0 0 10 12 18 75 88 134 ++78 91 137 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 55 60 74 ++0 0 0 15 25 57 25 42 101 19 29 65 0 0 0 15 16 21 ++244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 254 254 254 117 119 127 ++3 4 6 0 0 0 0 0 0 0 0 0 0 0 0 53 55 60 ++220 220 220 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 ++0 0 0 1 1 2 60 71 109 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 63 77 126 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 23 28 45 0 0 0 134 134 135 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++134 134 135 0 0 0 11 15 31 51 66 119 56 70 122 56 70 122 ++56 70 122 56 70 122 9 12 21 0 0 0 180 180 180 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 89 90 90 0 0 0 13 22 52 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 13 22 52 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 237 237 237 195 195 195 ++226 226 226 255 255 255 187 187 187 0 0 0 8 10 17 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 46 54 81 0 0 0 7 9 13 ++207 207 207 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 180 180 180 1 1 1 0 0 0 55 65 99 78 91 137 ++78 91 137 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 1 1 1 ++1 1 2 27 41 89 25 42 101 25 42 101 5 7 14 0 0 0 ++117 119 127 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++226 226 226 148 148 149 117 119 127 148 148 149 207 207 207 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 30 30 30 ++0 0 0 26 32 53 66 80 129 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 56 70 122 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 32 41 72 0 0 0 75 75 75 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++53 55 60 0 0 0 15 25 57 54 69 120 56 70 122 56 70 122 ++56 70 122 56 70 122 26 32 53 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 30 30 30 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 23 33 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 15 25 57 0 0 0 75 75 75 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 215 215 215 0 0 0 2 3 7 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 23 26 38 0 0 0 ++15 16 21 220 220 220 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++195 195 195 7 8 9 0 0 0 38 44 61 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 46 54 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 254 254 254 75 75 75 0 0 0 ++10 17 39 25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 ++2 3 3 195 195 195 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 251 251 251 75 75 75 0 0 0 ++5 7 14 53 67 117 66 80 129 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 52 67 119 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 49 61 100 0 0 0 15 16 21 254 254 254 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 244 244 244 ++3 4 6 0 0 0 23 37 83 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 41 51 85 0 0 0 30 30 30 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++226 226 226 0 0 0 1 1 2 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 23 33 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 23 37 83 0 0 0 15 16 21 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 244 244 244 0 0 0 0 0 0 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 74 87 134 15 18 27 ++0 0 0 30 30 30 207 207 207 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 ++7 8 9 0 0 0 23 28 45 76 90 135 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 148 148 149 0 0 0 2 3 5 ++23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 19 24 44 ++0 0 0 15 16 21 220 220 220 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 254 254 254 117 119 127 0 0 0 1 2 3 ++23 37 83 63 77 126 66 80 129 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 48 64 117 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 58 73 123 3 4 6 0 0 0 215 215 215 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 180 180 180 ++0 0 0 4 6 13 29 45 103 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 53 67 117 1 2 3 0 0 0 220 220 220 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++180 180 180 0 0 0 8 10 17 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 23 33 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 2 3 7 0 0 0 195 195 195 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 14 14 16 0 0 0 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 74 85 123 ++12 15 26 0 0 0 7 8 9 155 156 157 254 254 254 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 244 244 244 117 119 127 2 3 3 ++0 0 0 23 28 45 75 88 134 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 215 215 215 254 254 254 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 180 180 180 7 8 9 0 0 0 23 33 67 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 55 70 121 ++15 18 27 0 0 0 30 30 30 207 207 207 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 251 251 251 100 102 106 0 0 0 0 0 0 19 29 65 ++29 45 103 66 80 129 66 80 129 38 47 77 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 42 58 112 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 14 19 34 0 0 0 155 156 157 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 100 102 106 ++0 0 0 10 17 39 32 49 106 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 14 19 34 0 0 0 148 148 149 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++117 119 127 0 0 0 10 17 39 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 36 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 10 17 39 0 0 0 75 75 75 ++254 254 254 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 43 45 49 0 0 0 18 31 74 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++73 86 133 23 28 45 0 0 0 0 0 0 53 55 60 195 195 195 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 254 254 254 167 167 167 43 45 49 0 0 0 0 0 0 ++32 38 61 76 90 135 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 89 90 90 ++244 244 244 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 155 156 157 2 3 3 0 0 0 23 28 45 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 71 85 132 ++66 79 125 15 16 21 0 0 0 7 9 13 148 148 149 251 251 251 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++207 207 207 51 51 51 0 0 0 1 1 2 19 29 65 25 42 101 ++36 52 108 66 80 129 66 80 129 40 48 74 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 64 78 127 63 77 126 36 52 108 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 27 35 61 0 0 0 100 102 106 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 30 30 30 ++0 0 0 18 31 74 36 52 108 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 28 36 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++53 55 60 0 0 0 19 29 65 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 36 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 41 89 1 2 3 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 75 75 75 0 0 0 19 29 65 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 43 51 76 4 5 9 0 0 0 0 0 0 ++51 51 51 148 148 149 220 220 220 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 220 220 220 ++137 140 149 43 45 49 0 0 0 0 0 0 8 10 17 55 65 99 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 77 90 136 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++30 30 30 167 167 167 254 254 254 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 207 207 207 ++55 60 74 0 0 0 0 0 0 32 38 56 51 66 119 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 72 85 132 ++72 85 132 66 79 125 23 26 38 0 0 0 0 0 0 43 45 49 ++155 156 157 237 237 237 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 251 251 251 187 187 187 75 75 75 ++2 3 3 0 0 0 2 3 7 18 31 74 25 42 101 25 42 101 ++45 60 114 66 80 129 66 80 129 40 48 74 0 0 0 89 90 90 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 89 90 90 0 0 0 ++32 41 72 63 77 126 63 77 126 29 45 103 9 15 36 0 0 0 ++134 134 135 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 53 55 60 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 41 51 85 0 0 0 43 45 49 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 220 220 220 0 0 0 ++1 1 2 25 42 101 40 56 111 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 45 57 100 0 0 0 14 14 16 ++251 251 251 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 251 251 251 ++7 8 9 0 0 0 23 37 83 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 36 67 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 19 29 65 0 0 0 ++0 0 0 100 102 106 237 237 237 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 100 102 106 0 0 0 13 22 52 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 74 85 123 32 38 56 2 3 5 ++0 0 0 0 0 0 0 0 0 30 30 30 89 90 90 123 126 137 ++167 167 167 187 187 187 195 195 195 207 207 207 220 220 220 207 207 207 ++187 187 187 180 180 180 134 134 135 89 90 90 43 45 49 0 0 0 ++0 0 0 0 0 0 5 7 13 38 45 69 72 85 132 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++0 0 0 0 0 0 30 30 30 100 102 106 155 156 157 187 187 187 ++207 207 207 195 195 195 167 167 167 117 119 127 43 45 49 0 0 0 ++0 0 0 4 5 9 43 51 76 73 86 133 35 51 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 58 73 123 72 85 132 ++71 85 132 71 85 132 70 84 131 40 49 78 4 5 9 0 0 0 ++0 0 0 3 4 6 51 51 51 100 102 106 148 148 149 180 180 180 ++195 195 195 207 207 207 207 207 207 207 207 207 187 187 187 180 180 180 ++148 148 149 117 119 127 75 75 75 7 8 9 0 0 0 0 0 0 ++0 0 0 9 15 36 27 41 89 25 42 101 25 42 101 25 42 101 ++54 69 120 66 80 129 66 80 129 40 48 74 0 0 0 15 16 21 ++51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 15 16 21 0 0 0 ++32 41 72 63 77 126 60 75 125 25 42 101 9 15 36 0 0 0 ++30 30 30 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 14 14 16 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 53 67 117 0 0 0 1 2 3 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 30 30 30 0 0 0 ++9 13 26 25 42 101 44 60 114 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 5 7 14 0 0 0 ++43 45 49 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 43 45 49 ++0 0 0 2 3 7 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 29 39 72 0 0 0 14 14 16 ++51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 51 ++51 51 51 51 51 51 51 51 51 51 51 51 30 30 30 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 26 36 67 ++1 1 1 0 0 0 7 8 9 75 75 75 137 140 149 167 167 167 ++180 180 180 207 207 207 207 207 207 187 187 187 167 167 167 155 156 157 ++117 119 127 75 75 75 30 30 30 0 0 0 0 0 0 10 17 39 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 71 84 130 ++44 52 77 19 23 37 1 2 3 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 3 3 ++23 26 38 48 55 81 74 87 134 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 ++77 90 136 77 90 136 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++15 16 21 4 5 9 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 3 5 ++32 38 56 66 79 125 73 86 133 65 79 128 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 29 45 103 71 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 66 79 125 40 48 74 ++12 15 26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 3 5 9 13 20 42 ++23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++64 78 127 66 80 129 66 80 129 40 48 74 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++32 41 72 63 77 126 54 69 120 25 42 101 9 15 36 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 41 51 85 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 8 11 18 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++13 22 52 25 42 101 48 64 117 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 23 28 45 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 11 15 31 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 46 104 29 39 72 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 46 61 115 ++41 51 85 9 13 26 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 4 6 13 15 25 57 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 38 54 109 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 74 87 134 55 65 99 43 51 76 32 38 56 ++23 26 38 15 18 27 10 12 18 7 9 13 4 5 9 10 12 18 ++15 18 27 16 21 36 29 34 52 40 48 74 55 65 99 73 86 133 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 73 86 133 55 65 99 32 38 61 23 26 38 15 18 27 ++8 10 17 15 16 21 19 23 37 29 34 52 49 60 97 71 84 130 ++73 86 133 73 86 133 73 86 133 47 62 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 45 60 114 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 64 76 117 46 54 81 32 38 61 23 28 45 15 18 27 ++9 12 21 8 11 17 7 9 13 8 11 17 9 12 21 15 18 27 ++23 28 45 32 38 61 40 49 78 41 54 95 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 ++66 80 129 66 80 129 66 80 129 59 72 115 49 60 97 49 60 97 ++49 60 97 49 60 97 49 60 97 49 60 97 49 60 97 49 60 97 ++49 60 97 49 60 97 49 60 97 49 60 97 49 60 97 49 60 97 ++60 71 109 63 77 126 47 62 115 25 42 101 23 37 83 18 31 74 ++18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 ++18 31 74 41 54 95 41 54 95 41 54 95 41 54 95 41 54 95 ++41 54 95 53 67 117 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 49 61 100 41 54 95 41 54 95 ++41 54 95 28 40 79 18 31 74 18 31 74 18 31 74 18 31 74 ++18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 ++27 41 89 25 42 101 51 66 119 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 49 62 109 41 51 85 ++41 51 85 41 51 85 41 51 85 41 51 85 41 51 85 23 37 83 ++18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 ++18 31 74 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 42 56 104 41 51 85 41 51 85 ++41 51 85 41 51 85 41 51 85 41 51 85 41 51 85 41 51 85 ++41 51 85 41 51 85 41 51 85 28 40 79 18 31 74 18 31 74 ++23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 46 61 115 ++45 60 114 45 60 114 41 54 95 27 35 61 16 21 36 9 13 26 ++7 9 15 5 7 13 4 6 13 8 10 17 9 13 26 11 15 31 ++13 20 42 15 25 57 18 31 74 27 41 89 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++50 65 118 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 44 53 81 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 82 95 139 110 117 140 110 117 140 ++110 117 140 82 95 139 69 83 131 28 45 103 60 75 125 64 78 127 ++64 78 127 64 78 127 42 58 112 64 78 127 72 85 132 107 114 137 ++110 117 140 110 117 140 110 117 140 82 95 139 75 88 134 110 117 140 ++110 117 140 110 117 140 82 95 139 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 30 47 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 ++76 89 135 107 114 137 107 114 137 107 114 137 82 95 139 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 39 55 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++37 53 109 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 82 95 139 82 95 139 ++82 95 139 70 84 131 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 32 49 106 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 55 70 121 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 51 66 119 63 77 126 82 95 139 ++82 95 139 82 95 139 68 82 130 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++29 45 103 71 85 132 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 137 140 149 43 45 49 43 45 49 ++53 55 60 115 121 140 49 65 117 36 52 108 98 103 119 43 45 49 ++43 45 49 53 55 60 101 108 130 72 85 132 76 89 135 123 126 137 ++43 45 49 43 45 49 89 90 90 110 117 140 110 117 140 75 75 75 ++43 45 49 43 45 49 137 140 149 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 61 75 125 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 54 69 120 ++117 122 139 51 51 51 43 45 49 53 55 60 115 121 140 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++43 59 113 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 82 95 139 100 102 106 43 45 49 ++43 45 49 43 45 49 43 45 49 43 45 49 43 45 49 43 45 49 ++43 45 49 98 103 119 46 61 115 25 42 101 25 42 101 25 42 101 ++25 42 101 30 47 105 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 111 51 66 119 82 95 139 89 90 90 ++43 45 49 43 45 49 128 131 141 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 36 52 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 52 67 119 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 76 90 135 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 115 121 140 14 14 16 0 0 0 ++1 1 1 117 122 139 29 45 103 66 79 125 43 45 49 0 0 0 ++0 0 0 0 0 0 106 112 131 72 85 132 82 95 139 75 75 75 ++0 0 0 0 0 0 89 90 90 82 95 139 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 49 65 117 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 64 78 127 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 59 74 124 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++50 65 118 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 82 95 139 55 60 74 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 75 75 75 46 61 115 25 42 101 25 42 101 25 42 101 ++25 42 101 36 52 108 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 49 65 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 50 65 118 82 95 139 43 45 49 ++0 0 0 0 0 0 104 109 128 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 33 50 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 44 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 29 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 30 46 104 72 85 132 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 76 90 135 76 90 135 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 110 117 140 43 45 49 0 0 0 ++0 0 0 98 104 122 26 43 102 93 100 124 7 8 9 0 0 0 ++0 0 0 0 0 0 89 90 90 82 95 139 110 117 140 30 30 30 ++0 0 0 0 0 0 106 112 131 71 85 132 110 117 140 128 131 141 ++112 118 137 112 118 137 128 131 141 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 71 85 132 68 82 130 ++68 82 130 68 82 130 35 51 108 25 42 101 25 42 101 32 49 106 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 66 80 129 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 66 80 129 69 83 131 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 50 65 118 25 42 101 25 42 101 33 50 106 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++58 73 123 61 75 125 63 77 126 68 82 130 63 77 126 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 82 95 139 55 60 74 0 0 0 ++0 0 0 15 18 27 100 102 106 79 84 103 79 84 103 79 84 103 ++79 84 103 123 126 137 46 61 115 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 59 74 124 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 58 73 123 58 73 123 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 46 61 115 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 51 66 119 50 65 118 82 95 139 43 45 49 ++0 0 0 0 0 0 104 109 128 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 37 53 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 28 45 103 ++25 42 101 25 42 101 25 42 101 26 43 102 49 65 117 47 62 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 54 69 120 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 78 91 137 ++78 91 137 78 91 137 78 91 137 78 91 137 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 ++76 90 135 76 90 135 76 90 135 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 82 95 139 75 75 75 0 0 0 ++0 0 0 72 78 100 42 58 112 98 103 119 0 0 0 0 0 0 ++14 14 16 0 0 0 30 30 30 110 117 140 115 121 140 14 14 16 ++0 0 0 3 4 6 115 121 140 70 84 131 107 114 137 123 126 137 ++104 109 128 104 109 128 137 140 149 69 83 131 110 117 140 106 112 131 ++104 109 128 128 131 141 137 140 149 117 119 127 98 103 119 137 140 149 ++82 95 139 64 78 127 66 79 125 99 106 127 90 96 116 79 85 105 ++93 98 117 98 104 122 81 92 128 32 49 106 47 62 115 66 80 129 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 66 80 128 ++66 80 128 69 83 131 110 117 140 106 112 131 98 103 119 100 102 106 ++98 103 119 112 118 137 107 114 137 65 79 128 64 78 127 64 78 127 ++65 79 128 82 95 139 98 104 122 90 96 116 79 84 103 90 96 116 ++98 103 119 93 100 124 35 51 108 25 42 101 25 42 101 40 56 111 ++110 117 140 106 112 131 98 103 119 100 102 106 98 103 119 106 112 131 ++107 114 137 64 78 127 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 76 90 135 33 50 106 33 50 106 33 50 106 ++33 50 106 33 50 106 38 54 109 115 121 140 93 98 117 93 98 117 ++115 121 140 110 117 140 100 102 106 106 112 131 110 117 140 56 70 122 ++69 83 131 107 114 137 104 109 128 100 102 106 100 102 106 104 109 128 ++109 115 137 76 90 135 54 69 120 54 69 120 40 56 111 25 42 101 ++49 65 117 93 100 124 93 98 117 79 85 105 90 96 116 93 98 117 ++93 100 124 44 60 114 25 42 101 25 42 101 25 42 101 36 52 108 ++93 100 124 93 98 117 100 102 106 106 112 131 137 140 149 43 45 49 ++0 0 0 0 0 0 104 109 128 49 65 117 49 65 117 49 65 117 ++82 95 139 106 112 131 98 103 119 79 85 105 93 98 117 98 104 122 ++71 84 130 27 44 102 25 42 101 25 42 101 101 108 130 93 98 117 ++93 98 117 128 131 141 75 88 134 101 108 130 90 96 116 90 96 116 ++101 108 130 46 61 115 58 73 123 104 109 128 100 102 106 98 103 119 ++107 114 137 61 75 125 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 43 59 113 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 28 45 103 69 83 131 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 104 109 128 0 0 0 ++0 0 0 51 51 51 82 95 139 75 75 75 0 0 0 7 8 9 ++89 90 90 0 0 0 3 4 6 117 122 139 117 122 139 0 0 0 ++0 0 0 30 30 30 110 117 140 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 53 55 60 137 140 149 1 1 1 0 0 0 104 109 128 ++73 86 133 107 114 137 55 60 74 2 3 3 0 0 0 0 0 0 ++0 0 0 0 0 0 30 30 30 104 109 128 69 83 131 66 80 129 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 66 80 128 ++72 85 132 117 122 139 43 45 49 0 0 0 0 0 0 0 0 0 ++0 0 0 1 2 3 53 55 60 115 121 140 65 79 128 63 77 126 ++115 121 140 43 45 49 0 0 0 3 4 6 15 16 21 2 3 3 ++0 0 0 15 18 27 104 109 128 29 45 103 29 45 103 107 114 137 ++30 30 30 0 0 0 7 8 9 15 16 21 1 1 1 0 0 0 ++43 45 49 115 121 140 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 115 121 140 66 80 128 66 80 128 66 80 128 ++71 84 130 39 55 110 46 61 115 55 60 74 0 0 0 0 0 0 ++128 131 141 15 16 21 0 0 0 43 45 49 107 114 137 77 90 136 ++98 103 119 15 16 21 0 0 0 0 0 0 0 0 0 0 0 0 ++7 8 9 89 90 90 82 95 139 54 69 120 35 51 108 66 79 125 ++89 90 90 7 9 13 0 0 0 0 0 0 0 0 0 0 0 0 ++14 14 16 90 96 116 54 69 120 25 42 101 31 48 105 104 109 128 ++15 16 21 0 0 0 0 0 0 1 1 1 75 75 75 51 51 51 ++0 0 0 0 0 0 104 109 128 49 65 117 50 65 118 107 114 137 ++55 60 74 3 4 6 0 0 0 0 0 0 0 0 0 1 1 1 ++51 51 51 101 108 130 28 45 103 25 42 101 98 104 122 0 0 0 ++0 0 0 89 90 90 100 102 106 3 4 6 0 0 0 0 0 0 ++7 8 9 123 126 137 89 90 90 3 4 6 0 0 0 0 0 0 ++14 14 16 106 112 131 47 62 115 45 60 114 44 60 114 44 60 114 ++44 60 114 40 56 111 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 43 59 113 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 46 54 80 0 0 0 75 75 75 ++255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 ++255 255 255 255 255 255 255 255 255 255 255 255 117 119 127 0 0 0 ++32 38 56 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 117 122 139 1 2 3 ++0 0 0 30 30 30 137 140 149 30 30 30 0 0 0 43 45 49 ++137 140 149 0 0 0 0 0 0 104 109 128 106 112 131 0 0 0 ++0 0 0 55 60 74 82 95 139 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 1 2 3 3 4 6 30 30 30 51 51 51 110 117 140 ++107 114 137 55 60 74 0 0 0 0 0 0 75 75 75 99 106 127 ++98 103 119 14 14 16 0 0 0 15 16 21 115 121 140 66 80 129 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 66 80 128 ++110 117 140 15 18 27 0 0 0 7 8 9 100 102 106 115 121 140 ++89 90 90 1 1 1 0 0 0 53 55 60 107 114 137 76 89 135 ++89 90 90 0 0 0 1 2 3 104 109 128 81 92 128 104 109 128 ++51 51 51 55 60 74 117 119 127 78 91 137 61 75 125 51 51 51 ++0 0 0 14 14 16 117 122 139 107 114 137 98 103 119 51 51 51 ++75 75 75 137 140 149 82 95 139 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 7 8 9 30 30 30 30 30 30 30 30 30 30 30 30 ++75 75 75 59 74 124 46 61 115 55 60 74 0 0 0 0 0 0 ++3 4 6 14 14 16 30 30 30 104 109 128 63 77 126 106 112 131 ++3 4 6 0 0 0 30 30 30 106 112 131 112 118 137 53 55 60 ++0 0 0 0 0 0 100 102 106 66 80 129 42 58 112 90 96 116 ++1 1 1 0 0 0 43 45 49 99 106 127 99 106 127 30 30 30 ++0 0 0 3 4 6 98 104 122 29 45 103 79 90 127 30 30 30 ++0 0 0 0 0 0 15 16 21 51 51 51 14 14 16 3 4 6 ++0 0 0 0 0 0 104 109 128 49 65 117 82 95 139 53 55 60 ++0 0 0 0 0 0 43 45 49 79 84 103 43 45 49 0 0 0 ++0 0 0 43 45 49 79 90 127 25 42 101 98 104 122 0 0 0 ++0 0 0 30 30 30 14 14 16 30 30 30 3 4 6 0 0 0 ++0 0 0 14 14 16 7 8 9 30 30 30 3 4 6 0 0 0 ++0 0 0 53 55 60 72 85 132 45 60 114 44 60 114 44 60 114 ++44 60 114 38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 37 53 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 61 75 125 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 46 54 80 0 0 0 55 60 74 ++220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 220 ++220 220 220 220 220 220 220 220 220 220 220 220 100 102 106 0 0 0 ++32 38 56 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 110 117 140 30 30 30 ++0 0 0 2 3 3 128 131 141 2 3 3 0 0 0 79 84 103 ++128 131 141 14 14 16 0 0 0 89 90 90 117 119 127 0 0 0 ++0 0 0 100 102 106 74 87 134 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 0 0 0 75 75 75 110 117 140 115 121 140 78 91 137 ++112 118 137 1 2 3 0 0 0 30 30 30 82 95 139 33 50 106 ++54 69 120 89 90 90 0 0 0 0 0 0 100 102 106 73 86 133 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 71 85 132 ++100 102 106 0 0 0 0 0 0 75 75 75 82 95 139 71 85 132 ++110 117 140 43 45 49 0 0 0 2 3 3 112 118 137 82 95 139 ++75 75 75 0 0 0 1 1 1 79 84 103 99 106 127 115 121 140 ++115 121 140 74 87 134 42 58 112 30 47 105 66 80 128 43 45 49 ++0 0 0 7 8 9 98 103 119 112 118 137 137 140 149 137 140 149 ++107 114 137 73 86 133 64 78 127 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++43 45 49 59 74 124 46 61 115 55 60 74 0 0 0 0 0 0 ++14 14 16 115 121 140 101 108 130 107 114 137 82 95 139 51 51 51 ++0 0 0 0 0 0 106 112 131 66 80 129 63 77 126 117 122 139 ++3 4 6 0 0 0 30 30 30 101 108 130 81 92 128 30 30 30 ++0 0 0 3 4 6 107 114 137 34 50 107 36 52 108 104 109 128 ++0 0 0 0 0 0 53 55 60 59 74 124 93 100 124 0 0 0 ++0 0 0 7 8 9 115 121 140 82 95 139 112 118 137 3 4 6 ++0 0 0 0 0 0 104 109 128 49 65 117 104 109 128 1 1 1 ++0 0 0 30 30 30 107 114 137 36 52 108 84 94 130 30 30 30 ++0 0 0 0 0 0 98 103 119 25 42 101 98 104 122 0 0 0 ++0 0 0 3 4 6 104 109 128 79 90 127 79 84 103 0 0 0 ++0 0 0 3 4 6 98 104 122 81 94 136 89 90 90 0 0 0 ++0 0 0 30 30 30 82 95 139 45 60 114 44 60 114 44 60 114 ++44 60 114 36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 72 85 132 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 44 52 77 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++32 38 56 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 82 95 139 53 55 60 ++0 0 0 0 0 0 14 14 16 0 0 0 0 0 0 112 118 137 ++107 114 137 53 55 60 0 0 0 3 4 6 7 8 9 0 0 0 ++0 0 0 112 118 137 70 84 131 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 0 0 0 112 118 137 68 82 130 68 82 130 68 82 130 ++98 103 119 0 0 0 0 0 0 30 30 30 90 96 116 79 84 103 ++79 84 103 53 55 60 0 0 0 0 0 0 75 75 75 82 95 139 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 82 95 139 ++55 60 74 0 0 0 0 0 0 75 75 75 89 90 90 89 90 90 ++100 102 106 30 30 30 0 0 0 0 0 0 98 104 122 64 78 127 ++106 112 131 14 14 16 0 0 0 0 0 0 0 0 0 14 14 16 ++30 30 30 75 75 75 99 106 127 30 46 104 40 56 111 104 109 128 ++3 4 6 0 0 0 0 0 0 1 1 1 14 14 16 43 45 49 ++100 102 106 107 114 137 61 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 117 122 139 93 100 124 93 100 124 93 100 124 ++112 118 137 52 67 119 46 61 115 55 60 74 0 0 0 0 0 0 ++55 60 74 82 95 139 56 70 122 56 70 122 107 114 137 30 30 30 ++0 0 0 0 0 0 100 102 106 89 90 90 89 90 90 89 90 90 ++3 4 6 0 0 0 2 3 3 107 114 137 99 106 127 1 2 3 ++0 0 0 14 14 16 100 102 106 79 84 103 79 84 103 75 75 75 ++0 0 0 0 0 0 30 30 30 79 90 127 93 98 117 0 0 0 ++0 0 0 43 45 49 82 95 139 50 65 118 82 95 139 30 30 30 ++0 0 0 0 0 0 104 109 128 52 67 119 90 96 116 0 0 0 ++0 0 0 75 75 75 59 74 124 25 42 101 42 58 112 75 75 75 ++0 0 0 0 0 0 79 84 103 36 52 108 98 104 122 0 0 0 ++0 0 0 30 30 30 79 90 127 25 42 101 93 100 124 0 0 0 ++0 0 0 30 30 30 79 90 127 39 55 110 106 112 131 0 0 0 ++0 0 0 30 30 30 82 95 139 45 60 114 44 60 114 44 60 114 ++44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 33 50 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 48 64 117 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 77 90 136 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 48 55 81 4 5 9 4 5 9 ++4 5 9 4 5 9 4 5 9 4 5 9 4 5 9 4 5 9 ++4 5 9 4 5 9 4 5 9 4 5 9 4 5 9 4 5 9 ++32 38 61 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 66 80 129 36 52 108 79 84 103 ++0 0 0 0 0 0 0 0 0 0 0 0 15 16 21 115 121 140 ++76 90 135 98 103 119 0 0 0 0 0 0 0 0 0 0 0 0 ++14 14 16 115 121 140 70 84 131 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 3 4 6 115 121 140 68 82 130 68 82 130 66 80 129 ++93 98 117 0 0 0 0 0 0 15 18 27 53 55 60 53 55 60 ++53 55 60 53 55 60 53 55 60 53 55 60 100 102 106 82 95 139 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 82 95 139 ++75 75 75 0 0 0 0 0 0 43 45 49 53 55 60 53 55 60 ++53 55 60 53 55 60 53 55 60 53 55 60 128 131 141 66 80 129 ++43 59 113 101 108 130 79 84 103 53 55 60 15 18 27 1 1 1 ++0 0 0 0 0 0 43 45 49 84 94 130 39 55 111 82 95 139 ++112 118 137 89 90 90 51 51 51 15 16 21 0 0 0 0 0 0 ++0 0 0 55 60 74 82 95 139 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 46 61 115 55 60 74 0 0 0 0 0 0 ++89 90 90 66 80 129 56 70 122 56 70 122 107 114 137 30 30 30 ++0 0 0 0 0 0 53 55 60 53 55 60 53 55 60 53 55 60 ++53 55 60 53 55 60 53 55 60 117 122 139 99 106 127 2 3 3 ++0 0 0 7 8 9 53 55 60 53 55 60 53 55 60 53 55 60 ++53 55 60 53 55 60 75 75 75 99 106 127 98 103 119 0 0 0 ++0 0 0 43 45 49 82 95 139 50 65 118 82 95 139 30 30 30 ++0 0 0 0 0 0 104 109 128 54 69 120 90 96 116 0 0 0 ++0 0 0 75 75 75 52 67 119 25 42 101 40 56 111 75 75 75 ++0 0 0 0 0 0 79 84 103 37 53 109 98 104 122 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 93 98 117 0 0 0 ++0 0 0 30 30 30 71 84 130 42 58 112 106 112 131 0 0 0 ++0 0 0 30 30 30 82 95 139 45 60 114 44 60 114 44 60 114 ++44 60 114 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 40 56 111 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++60 75 125 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 72 85 132 36 52 108 25 42 101 98 104 122 ++0 0 0 0 0 0 0 0 0 0 0 0 53 55 60 107 114 137 ++71 85 132 117 122 139 2 3 3 0 0 0 0 0 0 0 0 0 ++43 45 49 110 117 140 70 84 131 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 14 14 16 110 117 140 68 82 130 68 82 130 52 67 119 ++99 106 127 1 1 1 0 0 0 43 45 49 110 117 140 56 70 122 ++58 73 123 107 114 137 110 117 140 110 117 140 110 117 140 66 80 128 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 73 86 133 ++100 102 106 0 0 0 0 0 0 100 102 106 110 117 140 82 95 139 ++110 117 140 137 140 149 115 121 140 110 117 140 82 95 139 64 78 127 ++60 75 125 71 84 130 84 94 130 107 114 137 81 92 128 101 108 130 ++43 45 49 0 0 0 0 0 0 98 104 122 63 77 126 82 95 139 ++107 114 137 115 121 140 115 121 140 110 117 140 112 118 137 15 16 21 ++0 0 0 14 14 16 107 114 137 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 46 61 115 55 60 74 0 0 0 0 0 0 ++100 102 106 59 74 124 56 70 122 56 70 122 82 95 139 51 51 51 ++0 0 0 0 0 0 128 131 141 82 95 139 82 95 139 110 117 140 ++115 121 140 110 117 140 82 95 139 55 70 121 84 94 130 15 18 27 ++0 0 0 7 8 9 128 131 141 56 70 122 56 70 122 82 95 139 ++82 95 139 81 94 136 68 82 130 35 51 108 99 106 127 1 2 3 ++0 0 0 14 14 16 110 117 140 63 77 126 110 117 140 7 9 13 ++0 0 0 0 0 0 104 109 128 49 65 117 104 109 128 0 0 0 ++0 0 0 43 45 49 84 94 130 25 42 101 73 86 133 43 45 49 ++0 0 0 0 0 0 93 98 117 26 43 102 98 104 122 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 93 98 117 0 0 0 ++0 0 0 30 30 30 71 84 130 45 60 114 106 112 131 0 0 0 ++0 0 0 30 30 30 82 95 139 45 60 114 44 60 114 44 60 114 ++44 60 114 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 45 103 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 46 104 68 82 130 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 48 64 117 25 42 101 25 42 101 93 100 124 ++14 14 16 0 0 0 0 0 0 0 0 0 98 103 119 75 88 134 ++71 85 132 110 117 140 30 30 30 0 0 0 0 0 0 0 0 0 ++89 90 90 82 95 139 70 84 131 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 14 14 16 110 117 140 68 82 130 68 82 130 33 50 106 ++74 85 123 43 45 49 0 0 0 1 2 3 90 96 116 93 100 124 ++104 109 128 55 60 74 53 55 60 75 75 75 155 156 157 75 88 134 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 65 79 128 ++115 121 140 14 14 16 0 0 0 14 14 16 112 118 137 110 117 140 ++104 109 128 53 55 60 55 60 74 100 102 106 155 156 157 107 114 137 ++75 75 75 30 30 30 30 30 30 98 103 119 79 90 127 84 94 130 ++53 55 60 0 0 0 7 9 13 93 100 124 128 131 141 53 55 60 ++30 30 30 30 30 30 112 118 137 107 114 137 115 121 140 30 30 30 ++0 0 0 30 30 30 107 114 137 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 46 61 115 55 60 74 0 0 0 0 0 0 ++100 102 106 56 70 122 56 70 122 56 70 122 61 75 125 104 109 128 ++1 2 3 0 0 0 43 45 49 115 121 140 107 114 137 100 102 106 ++51 51 51 55 60 74 128 131 141 82 95 139 45 60 114 79 84 103 ++0 0 0 0 0 0 55 60 74 101 108 130 99 106 127 89 90 90 ++51 51 51 61 66 84 137 140 149 60 75 125 66 80 128 43 45 49 ++0 0 0 0 0 0 43 45 49 89 90 90 30 30 30 30 30 30 ++0 0 0 0 0 0 104 109 128 49 65 117 101 108 130 43 45 49 ++0 0 0 1 1 1 55 60 74 93 98 117 75 75 75 1 1 1 ++0 0 0 30 30 30 81 92 128 25 42 101 98 104 122 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 93 98 117 0 0 0 ++0 0 0 30 30 30 72 85 132 46 61 115 106 112 131 0 0 0 ++0 0 0 30 30 30 82 95 139 45 60 114 44 60 114 44 60 114 ++44 60 114 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++56 70 122 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 38 54 109 72 85 132 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 59 74 124 25 42 101 25 42 101 25 42 101 68 82 130 ++43 45 49 0 0 0 0 0 0 3 4 6 117 122 139 71 85 132 ++71 85 132 82 95 139 75 75 75 0 0 0 0 0 0 0 0 0 ++106 112 131 71 85 132 70 84 131 70 84 131 110 117 140 30 30 30 ++0 0 0 0 0 0 117 122 139 69 83 131 115 121 140 7 8 9 ++0 0 0 14 14 16 110 117 140 68 82 130 56 70 122 25 42 101 ++28 45 103 101 108 130 30 30 30 0 0 0 0 0 0 7 9 13 ++1 2 3 0 0 0 3 4 6 100 102 106 82 95 139 66 80 128 ++109 115 137 7 8 9 0 0 0 14 14 16 110 117 140 65 79 128 ++78 91 137 106 112 131 14 14 16 0 0 0 1 1 1 7 9 13 ++0 0 0 0 0 0 15 16 21 112 118 137 74 87 134 42 58 112 ++98 104 122 14 14 16 0 0 0 2 3 3 30 30 30 15 18 27 ++0 0 0 7 8 9 90 96 116 55 70 121 81 94 136 100 102 106 ++3 4 6 0 0 0 7 8 9 30 30 30 14 14 16 0 0 0 ++14 14 16 106 112 131 68 82 130 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 82 95 139 55 60 74 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 46 61 115 55 60 74 0 0 0 0 0 0 ++100 102 106 56 70 122 56 70 122 56 70 122 56 70 122 82 95 139 ++89 90 90 3 4 6 0 0 0 3 4 6 7 8 9 0 0 0 ++0 0 0 43 45 49 110 117 140 29 45 103 25 42 101 84 94 130 ++55 60 74 1 1 1 0 0 0 7 8 9 3 4 6 0 0 0 ++1 1 1 55 60 74 84 94 130 25 42 101 29 45 103 104 109 128 ++14 14 16 0 0 0 0 0 0 0 0 0 75 75 75 100 102 106 ++0 0 0 0 0 0 104 109 128 49 65 117 52 67 119 110 117 140 ++43 45 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++30 30 30 101 108 130 30 46 104 25 42 101 98 104 122 0 0 0 ++0 0 0 30 30 30 71 84 130 25 42 101 93 98 117 0 0 0 ++0 0 0 30 30 30 75 88 134 46 61 115 106 112 131 0 0 0 ++0 0 0 30 30 30 82 95 139 44 60 114 44 60 114 44 60 114 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++72 85 132 44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 49 65 117 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++66 80 129 29 45 103 25 42 101 25 42 101 25 42 101 45 60 114 ++123 126 137 90 96 116 98 103 119 117 119 127 110 117 140 71 85 132 ++71 85 132 72 85 132 137 140 149 98 103 119 98 103 119 98 103 119 ++137 140 149 70 84 131 70 84 131 70 84 131 115 121 140 117 119 127 ++98 103 119 98 103 119 137 140 149 69 83 131 137 140 149 98 103 119 ++98 103 119 104 109 128 128 131 141 68 82 130 37 53 109 25 42 101 ++25 42 101 30 47 105 84 94 130 93 98 117 72 78 100 61 66 84 ++75 75 75 100 102 106 115 121 140 82 95 139 66 80 128 66 80 128 ++128 131 141 98 103 119 98 103 119 104 109 128 128 131 141 65 79 128 ++65 79 128 78 91 137 115 121 140 98 103 119 89 90 90 75 75 75 ++89 90 90 98 103 119 115 121 140 72 85 132 56 70 122 25 42 101 ++42 58 112 99 106 127 90 96 116 72 78 100 61 66 84 75 75 75 ++90 96 116 99 106 127 49 65 117 44 60 114 61 75 125 82 95 139 ++115 121 140 100 102 106 89 90 90 75 75 75 75 75 75 98 103 119 ++110 117 140 73 86 133 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 82 95 139 128 131 141 90 96 116 ++90 96 116 117 119 127 73 86 133 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 46 61 115 128 131 141 90 96 116 93 98 117 ++148 148 149 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++81 94 136 109 115 137 100 102 106 75 75 75 75 75 75 89 90 90 ++106 112 131 101 108 130 50 65 118 25 42 101 25 42 101 26 43 102 ++66 79 125 98 104 122 79 84 103 75 75 75 75 75 75 79 84 103 ++99 106 127 66 79 125 25 42 101 25 42 101 25 42 101 43 59 113 ++106 112 131 89 90 90 75 75 75 98 103 119 110 117 140 137 140 149 ++100 102 106 100 102 106 137 140 149 49 65 117 49 65 117 52 67 119 ++101 108 130 98 104 122 72 78 100 61 66 84 75 75 75 98 103 119 ++84 94 130 30 46 104 25 42 101 25 42 101 128 131 141 90 96 116 ++90 96 116 117 119 127 73 86 133 25 42 101 115 121 140 90 96 116 ++90 96 116 117 119 127 81 94 136 46 61 115 137 140 149 93 98 117 ++93 98 117 117 119 127 101 108 130 44 60 114 44 60 114 44 60 114 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 34 50 107 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++72 85 132 70 84 131 34 50 107 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 54 69 120 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 76 90 135 ++76 90 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 69 83 131 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 58 73 123 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 60 75 125 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 39 55 110 48 64 117 ++50 65 118 69 83 131 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 68 82 130 78 91 137 82 95 139 ++75 88 134 66 80 129 64 78 127 63 77 126 43 59 113 25 42 101 ++25 42 101 25 42 101 29 45 103 39 55 110 48 64 117 44 60 114 ++31 48 105 25 42 101 25 42 101 56 70 122 61 75 125 61 75 125 ++61 75 125 65 79 128 74 87 134 81 94 136 75 88 134 64 78 127 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 50 65 118 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 63 77 126 71 85 132 71 85 132 63 77 126 ++55 70 121 54 69 120 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 37 53 109 46 61 115 44 60 114 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++42 58 112 61 75 125 68 82 130 55 70 121 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 36 52 108 39 55 111 48 64 117 39 55 111 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 110 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 36 52 108 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 36 52 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 72 85 132 65 79 128 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 58 73 123 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 90 135 76 90 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 71 85 132 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++46 61 115 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 38 54 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++54 69 120 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 55 70 121 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 35 51 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++48 64 117 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 110 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 34 50 107 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 72 85 132 72 85 132 56 70 122 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 61 75 125 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 72 85 132 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++71 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 59 74 124 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 55 70 121 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 44 60 114 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 45 60 114 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 29 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 40 56 111 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 72 85 132 72 85 132 47 62 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++64 78 127 73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 72 85 132 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 66 80 129 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 37 53 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 49 65 117 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 40 56 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 56 70 122 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 36 52 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 50 65 118 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 29 45 103 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 43 59 113 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 30 46 104 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 42 58 112 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 61 75 125 73 86 133 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 71 85 132 39 55 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 45 103 64 78 127 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 56 70 122 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 66 80 128 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 61 75 125 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 52 67 119 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++40 56 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 40 56 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 71 85 132 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 58 73 123 73 86 133 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++69 83 131 36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 27 44 102 63 77 126 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++66 80 129 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 49 65 117 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 48 64 117 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 45 60 114 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 49 65 117 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 47 62 115 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 36 52 108 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 37 53 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 33 50 106 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++70 84 131 35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 54 69 120 73 86 133 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 76 89 135 ++76 89 135 76 89 135 76 89 135 76 89 135 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 73 86 133 66 80 129 ++33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 58 73 123 72 85 132 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++50 65 118 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 66 80 128 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 58 73 123 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 39 55 110 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 110 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 40 56 111 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 37 53 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 68 82 130 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 48 64 117 72 85 132 ++73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++73 86 133 73 86 133 73 86 133 73 86 133 63 77 126 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 54 69 120 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 65 79 128 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 50 65 118 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 56 70 122 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++36 52 108 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 48 64 117 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++50 65 118 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 44 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 110 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++72 85 132 72 85 132 68 82 130 36 52 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 ++66 80 129 73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 54 69 120 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++56 70 122 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 42 58 112 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 66 80 128 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++50 65 118 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 49 65 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 55 70 121 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 42 58 112 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++29 45 103 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 72 85 132 72 85 132 70 84 131 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++29 45 103 59 74 124 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++73 86 133 70 84 131 40 56 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 60 75 125 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 56 70 122 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 56 70 122 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++59 74 124 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 35 51 108 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 37 53 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++33 50 106 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 42 58 112 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 29 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 72 85 132 72 85 132 71 85 132 43 59 113 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 48 64 117 71 85 132 73 86 133 73 86 133 ++73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++63 77 126 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 63 77 126 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 66 80 129 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 38 54 109 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 45 60 114 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++38 54 109 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 ++48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 31 48 105 59 74 124 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 75 88 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 69 83 131 44 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 66 80 128 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 43 59 113 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 61 75 125 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 61 75 125 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 56 70 122 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 54 69 120 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 46 61 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 33 50 106 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++43 59 113 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 33 50 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 58 73 123 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 ++66 80 129 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 54 69 120 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 40 56 111 69 83 131 72 85 132 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 56 70 122 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++47 62 115 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 47 62 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 42 58 112 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 44 60 114 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 39 55 110 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 35 51 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++72 85 132 72 85 132 66 80 128 35 51 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++27 44 102 50 65 118 70 84 131 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 61 75 125 36 52 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++54 69 120 72 85 132 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 64 78 127 29 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 ++66 80 128 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 61 75 125 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 54 69 120 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 56 70 122 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 46 61 115 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 48 64 117 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 43 59 113 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 72 85 132 72 85 132 71 85 132 46 61 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 48 64 117 69 83 131 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 59 74 124 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 63 77 126 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++66 80 129 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 58 73 123 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 46 61 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 34 50 107 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 44 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++27 44 102 55 70 121 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 48 64 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 46 104 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 46 104 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 58 73 123 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 48 64 117 ++68 82 130 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 58 73 123 35 51 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 44 60 114 69 83 131 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 61 75 125 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 50 65 118 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++35 51 108 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 39 55 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 37 53 109 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 47 62 115 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++33 50 106 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 ++70 84 131 48 64 117 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 39 55 111 58 73 123 72 85 132 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 74 87 134 ++74 87 134 74 87 134 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++66 80 128 48 64 117 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 63 77 126 72 85 132 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 55 70 121 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 66 80 128 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 45 60 114 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 51 66 119 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++46 61 115 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 30 46 104 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 44 60 114 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 30 47 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++36 52 108 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 72 85 132 65 79 128 38 54 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 29 45 103 44 60 114 63 77 126 ++72 85 132 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 68 82 130 54 69 120 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++52 67 119 72 85 132 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 63 77 126 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 59 74 124 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 60 75 125 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 48 64 117 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++55 70 121 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 48 64 117 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 44 60 114 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 72 85 132 72 85 132 72 85 132 56 70 122 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 39 55 111 52 67 119 65 79 128 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 69 83 131 ++58 73 123 46 61 115 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 44 60 114 68 82 130 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 65 79 128 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 48 64 117 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 56 70 122 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 33 50 106 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 40 56 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 71 85 132 ++54 69 120 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 39 55 111 ++47 62 115 54 69 120 63 77 126 69 83 131 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 ++73 86 133 73 86 133 73 86 133 73 86 133 73 86 133 72 85 132 ++65 79 128 58 73 123 50 65 118 43 59 113 34 50 107 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 42 58 112 66 80 128 72 85 132 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 66 80 129 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 38 54 109 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 56 70 122 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 49 65 117 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 43 59 113 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 51 66 119 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 29 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 44 60 114 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 36 52 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 71 85 132 55 70 121 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 33 50 106 ++37 53 109 40 56 111 43 59 113 44 60 114 44 60 114 44 60 114 ++44 60 114 42 58 112 39 55 110 35 51 108 31 48 105 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++45 60 114 66 80 128 72 85 132 72 85 132 72 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 66 80 129 39 55 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 64 78 127 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++63 77 126 36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 29 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 48 64 117 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 72 85 132 72 85 132 72 85 132 60 75 125 42 58 112 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 33 50 106 51 66 119 69 83 131 ++72 85 132 72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++59 74 124 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++51 66 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++50 65 118 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 46 61 115 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 33 50 106 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 43 59 113 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 72 85 132 ++68 82 130 54 69 120 37 53 109 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 47 105 46 61 115 61 75 125 72 85 132 72 85 132 72 85 132 ++72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 52 67 119 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 45 103 55 70 121 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++43 59 113 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 47 62 115 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 111 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 66 80 129 54 69 120 40 56 111 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 34 50 107 48 64 117 61 75 125 ++72 85 132 72 85 132 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 47 62 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 43 59 113 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 54 69 120 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 49 65 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 110 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 45 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++71 85 132 61 75 125 51 66 119 39 55 111 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 35 51 108 ++46 61 115 56 70 122 66 80 129 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 46 61 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 111 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 56 70 122 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 52 67 119 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 47 105 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 68 82 130 ++60 75 125 54 69 120 47 62 115 40 56 111 35 51 108 31 48 105 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 30 46 104 33 50 106 38 54 109 ++44 60 114 49 65 117 56 70 122 65 79 128 71 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 43 59 113 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 66 80 128 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 32 49 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 58 73 123 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++51 66 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++50 65 118 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++47 62 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 36 52 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 71 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 66 80 129 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 64 78 127 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 46 61 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 44 60 114 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 49 65 117 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++39 55 111 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 32 49 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 72 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++66 80 128 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 63 77 126 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 56 70 122 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 46 104 60 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 50 65 118 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 33 50 106 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 31 48 105 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 64 78 127 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++63 77 126 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 32 49 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 51 66 119 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 33 50 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 47 62 115 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 45 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 46 61 115 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 47 62 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 44 60 114 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 36 52 108 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 58 73 123 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 61 75 125 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++63 77 126 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 39 55 110 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 49 65 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 47 105 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 33 50 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 39 55 110 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 111 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 36 52 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++64 78 127 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 50 65 118 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 31 48 105 61 75 125 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++52 67 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 58 73 123 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 32 49 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++44 60 114 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 49 65 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 40 56 111 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++30 46 104 58 73 123 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 66 80 129 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 63 77 126 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 59 74 124 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++48 64 117 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 48 64 117 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++55 70 121 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 37 53 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 49 65 117 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 46 61 115 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 44 60 114 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 33 50 106 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 26 43 102 47 62 115 66 80 129 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 71 85 132 ++71 85 132 71 85 132 71 85 132 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++60 75 125 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 34 50 107 64 78 127 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 34 50 107 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 ++61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 51 66 119 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 35 51 108 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 37 53 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++42 58 112 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 40 56 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 38 54 109 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 38 54 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 35 51 108 63 77 126 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 48 64 117 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 110 65 79 128 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 42 58 112 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 58 73 123 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 43 59 113 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 39 55 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 45 60 114 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 33 50 106 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 40 56 111 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 50 65 118 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 63 77 126 36 52 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 ++66 80 128 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 50 65 118 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 51 66 119 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 56 70 122 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 46 61 115 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 52 67 119 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 44 60 114 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++35 51 108 63 77 126 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 66 80 129 48 64 117 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 49 65 117 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 56 70 122 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 40 56 111 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 40 56 111 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 32 49 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 42 58 112 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 39 55 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 36 52 108 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 47 62 115 66 80 129 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++58 73 123 33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 56 70 122 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 58 73 123 30 46 104 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 60 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++51 66 119 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 47 62 115 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 30 46 104 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++27 44 102 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 47 62 115 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 33 50 106 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 36 52 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 54 69 120 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 ++70 84 131 70 84 131 70 84 131 70 84 131 70 84 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 63 77 126 40 56 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 63 77 126 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++61 75 125 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 55 70 121 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 43 59 113 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++38 54 109 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 44 60 114 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 46 104 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++58 73 123 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 70 84 131 70 84 131 70 84 131 ++70 84 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 66 80 128 46 61 115 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++44 60 114 66 80 128 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 48 64 117 61 75 125 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 44 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 50 65 118 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++48 64 117 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 29 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 43 59 113 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 39 55 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++35 51 108 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 37 53 109 59 74 124 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++66 80 129 47 62 115 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 56 70 122 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 40 56 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 54 69 120 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 37 53 109 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 38 54 109 58 73 123 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 66 80 128 48 64 117 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 38 54 109 63 77 126 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 44 60 114 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++60 75 125 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 34 50 107 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++27 44 102 54 69 120 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 47 62 115 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 33 50 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 39 55 110 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 44 60 114 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 32 49 106 ++63 77 126 38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 27 41 89 18 31 74 15 25 57 13 22 52 18 27 58 ++30 37 63 38 45 69 32 38 61 32 38 61 32 38 61 32 38 61 ++32 38 61 32 38 61 32 38 61 66 79 125 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 63 77 126 44 60 114 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 29 45 103 52 67 119 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 63 77 126 46 61 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 58 73 123 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 47 62 115 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++42 58 112 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 42 58 112 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 32 49 106 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 27 44 102 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 35 51 108 ++66 80 129 66 80 129 52 67 119 29 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 23 37 83 15 25 57 9 15 36 ++4 6 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 44 53 81 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 66 80 129 ++55 70 121 38 54 109 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++40 56 111 64 78 127 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 47 62 115 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 54 69 120 61 75 125 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 56 70 122 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 ++55 70 121 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 44 60 114 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 34 50 107 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++29 45 103 35 51 108 ++66 80 129 66 80 129 66 80 129 64 78 127 42 58 112 25 42 101 ++25 42 101 25 42 101 9 15 36 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 44 53 81 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 69 83 131 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 61 75 125 46 61 115 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 23 37 83 13 22 52 18 27 58 27 35 61 ++32 38 61 32 38 61 32 38 61 32 38 61 29 34 52 25 31 50 ++25 31 50 25 31 50 25 31 50 23 28 45 40 49 78 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++63 77 126 48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 50 65 118 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 35 51 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 47 62 115 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 42 58 112 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 47 62 115 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 35 51 108 ++66 80 128 66 80 129 66 80 129 66 80 129 66 80 129 58 73 123 ++36 52 108 25 42 101 9 13 26 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 44 53 81 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++63 77 126 48 64 117 32 49 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 19 29 65 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 38 61 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 ++48 64 117 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 44 60 114 61 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 45 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 52 67 119 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 43 59 113 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 37 53 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 46 104 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 35 51 108 ++66 80 128 66 80 128 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 54 69 120 9 13 26 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 21 31 69 39 55 110 50 65 118 ++63 77 126 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 66 80 129 56 70 122 44 60 114 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 42 58 112 41 51 85 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++38 45 69 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 46 61 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 39 55 111 61 75 125 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++54 69 120 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 54 69 120 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 38 54 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 47 105 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 38 54 109 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 44 60 114 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 26 43 102 39 55 111 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++35 51 108 35 51 108 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 129 66 80 129 ++66 80 129 66 80 129 15 18 27 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 31 48 105 42 58 112 52 67 119 61 75 125 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 66 80 129 56 70 122 ++47 62 115 36 52 108 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 40 56 111 ++61 75 125 66 80 129 44 53 81 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 26 38 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 44 60 114 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++36 52 108 61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 44 60 114 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 49 65 117 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 44 60 114 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 39 55 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 39 55 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 32 49 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++35 51 108 35 51 108 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 129 66 80 129 12 15 26 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++36 52 108 44 60 114 51 66 119 59 74 124 65 79 128 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 68 82 130 ++68 82 130 68 82 130 68 82 130 68 82 130 66 80 129 63 77 126 ++55 70 121 48 64 117 39 55 111 32 49 106 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 40 56 111 60 75 125 66 80 129 ++66 80 129 66 80 129 44 53 81 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++15 18 27 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 63 77 126 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++59 74 124 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 40 56 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 33 50 106 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++33 50 106 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 31 48 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 36 52 108 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 27 44 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 ++35 51 108 35 51 108 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 9 12 21 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 ++33 50 106 39 55 110 43 59 113 47 62 115 49 65 117 54 69 120 ++56 70 122 56 70 122 58 73 123 59 74 124 59 74 124 59 74 124 ++59 74 124 56 70 122 56 70 122 55 70 121 51 66 119 48 64 117 ++44 60 114 42 58 112 36 52 108 30 47 105 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++27 44 102 43 59 113 61 75 125 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 44 53 81 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 12 21 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 63 77 126 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 59 74 124 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 49 65 117 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 51 66 119 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 45 60 114 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++42 58 112 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 43 59 113 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 27 44 102 40 56 111 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 37 53 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 28 45 103 35 51 108 ++35 51 108 35 51 108 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 7 9 15 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 48 64 117 ++64 78 127 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 38 47 77 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++7 9 15 65 79 128 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 63 77 126 ++60 75 125 34 50 107 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 32 49 106 59 74 124 61 75 125 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 54 69 120 28 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++32 49 106 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 30 47 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 36 52 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 35 51 108 ++35 51 108 35 51 108 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 7 9 13 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 39 55 111 56 70 122 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 ++66 80 128 66 80 128 40 48 74 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++7 9 13 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 64 78 127 63 77 126 63 77 126 58 73 123 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 47 105 58 73 123 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++32 49 106 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++46 61 115 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 44 60 114 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 110 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 34 50 107 35 51 108 ++35 51 108 35 51 108 ++65 79 128 65 79 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 4 5 9 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++49 65 117 63 77 126 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 40 48 74 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++3 4 6 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 63 77 126 63 77 126 54 69 120 28 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 58 73 123 61 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++52 67 119 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 51 66 119 ++27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 33 50 106 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 30 47 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 30 46 104 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 39 55 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 29 45 103 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 35 51 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 35 51 108 35 51 108 ++35 51 108 35 51 108 ++65 79 128 65 79 128 65 79 128 65 79 128 66 80 128 66 80 128 ++66 80 128 66 80 128 2 3 5 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 34 50 107 48 64 117 63 77 126 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 40 48 74 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++1 2 3 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 63 77 126 63 77 126 45 60 114 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++32 49 106 58 73 123 61 75 125 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 45 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 45 60 114 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 47 62 115 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 44 60 114 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 47 105 35 51 108 35 51 108 ++35 51 108 35 51 108 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++66 80 128 66 80 128 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 28 40 79 34 50 107 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 40 56 111 ++52 67 119 64 78 127 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 40 48 74 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++63 77 126 61 75 125 37 53 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 9 15 36 ++2 3 7 10 17 39 25 42 101 25 42 101 25 42 101 34 50 107 ++59 74 124 61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++51 66 119 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 45 60 114 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 45 103 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 110 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 34 50 107 35 51 108 35 51 108 ++35 51 108 34 50 107 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 62 75 121 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 50 58 85 66 80 129 64 78 127 ++55 70 121 45 60 114 36 52 108 27 44 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 40 56 111 50 65 118 60 75 125 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 38 47 77 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 62 75 121 64 78 127 64 78 127 63 77 126 63 77 126 ++56 70 122 30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 4 6 13 ++0 0 0 0 0 0 25 42 101 25 42 101 35 51 108 59 74 124 ++61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 54 69 120 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 54 69 120 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 52 67 119 29 45 103 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 49 65 117 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++31 48 105 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 28 45 103 35 51 108 35 51 108 35 51 108 ++35 51 108 34 50 107 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 62 75 121 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 128 59 74 124 52 67 119 ++45 60 114 37 53 109 30 46 104 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++28 45 103 34 50 107 42 58 112 48 64 117 56 70 122 64 78 127 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++65 79 128 65 79 128 38 45 69 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 62 75 121 64 78 127 63 77 126 63 77 126 47 62 115 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 11 15 31 ++0 0 0 0 0 0 25 42 101 38 54 109 60 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 56 70 122 30 46 104 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 48 64 117 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 37 53 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 40 56 111 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 26 43 102 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 42 58 112 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++38 54 109 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 31 48 105 35 51 108 35 51 108 35 51 108 ++35 51 108 34 50 107 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 59 72 115 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 128 61 75 125 56 70 122 ++50 65 118 46 61 115 42 58 112 39 55 111 36 52 108 33 50 106 ++30 47 105 30 47 105 29 45 103 28 45 103 28 45 103 28 45 103 ++28 45 103 30 46 104 30 47 105 31 48 105 35 51 108 38 54 109 ++42 58 112 44 60 114 48 64 117 54 69 120 58 73 123 64 78 127 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 32 41 72 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 59 72 115 63 77 126 59 74 124 36 52 108 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 22 52 ++4 6 13 4 6 13 4 6 13 4 6 13 4 6 13 2 3 7 ++0 0 0 0 0 0 42 56 104 61 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 34 50 107 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 42 58 112 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 48 64 117 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 30 46 104 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 40 56 111 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 35 51 108 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 ++40 56 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 34 50 107 35 51 108 35 51 108 35 51 108 ++34 50 107 32 49 106 ++64 78 127 64 78 127 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 60 71 109 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 32 41 72 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 60 71 109 51 66 119 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 20 42 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 53 67 117 61 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 37 53 109 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 54 69 120 30 46 104 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 44 60 114 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 29 45 103 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 26 43 102 44 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++43 59 113 27 44 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 35 51 108 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 28 45 103 35 51 108 35 51 108 35 51 108 35 51 108 ++34 50 107 30 46 104 ++64 78 127 64 78 127 64 78 127 64 78 127 65 79 128 65 79 128 ++65 79 128 53 64 102 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 32 41 72 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 22 52 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 49 62 109 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 40 56 111 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 47 105 54 69 120 56 70 122 56 70 122 56 70 122 56 70 122 ++56 70 122 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 ++54 69 120 39 55 110 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 33 50 106 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 39 55 110 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 35 51 108 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 39 55 111 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 36 52 108 ++19 29 65 13 22 52 10 17 39 11 15 31 9 13 26 13 20 42 ++18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 31 48 105 35 51 108 35 51 108 35 51 108 35 51 108 ++34 50 107 26 43 102 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++65 79 128 49 61 100 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 49 60 97 62 75 121 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 ++66 80 129 66 80 129 66 80 129 66 80 129 66 80 129 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 62 75 121 ++60 71 109 53 64 102 59 72 115 66 79 125 66 80 128 66 80 128 ++66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 32 41 72 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 22 52 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 53 64 102 61 75 125 61 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++51 66 119 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++55 70 121 54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 ++47 62 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 48 64 117 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 47 62 115 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 44 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 44 60 114 ++28 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 2 3 7 23 37 83 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 35 51 108 35 51 108 35 51 108 35 51 108 34 50 107 ++32 49 106 25 42 101 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 49 60 97 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 40 49 78 32 38 61 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 29 34 52 12 15 26 7 9 13 1 2 3 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 5 7 13 9 12 21 ++49 60 97 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 64 78 127 32 41 72 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 22 52 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 49 61 100 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 ++46 61 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++13 20 42 9 13 26 9 13 26 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 46 61 115 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 52 67 119 ++29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 111 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 35 51 108 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++35 51 108 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 43 59 113 21 28 52 19 24 44 13 20 42 ++10 17 39 10 17 39 10 17 39 13 20 42 13 20 42 13 20 42 ++13 20 42 13 20 42 13 22 52 19 29 65 23 37 83 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 110 40 56 111 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 31 48 105 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 9 12 21 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++30 46 104 35 51 108 35 51 108 35 51 108 35 51 108 34 50 107 ++29 45 103 25 42 101 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 41 54 95 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 40 48 74 25 31 50 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 15 18 27 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 64 78 127 ++64 78 127 64 78 127 32 38 61 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 15 25 57 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 27 35 61 36 45 78 36 45 78 36 45 78 ++36 45 78 36 45 78 36 45 78 36 45 78 41 51 85 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 47 62 115 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++9 13 26 0 0 0 0 0 0 18 31 74 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 39 55 111 56 70 122 ++56 70 122 56 70 122 56 70 122 56 70 122 56 70 122 55 70 121 ++55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 55 70 121 ++54 69 120 54 69 120 54 69 120 54 69 120 54 69 120 35 51 108 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 45 60 114 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++44 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 41 54 95 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 3 ++9 13 26 13 22 52 18 31 74 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 30 46 104 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 29 45 103 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++33 50 106 35 51 108 35 51 108 35 51 108 35 51 108 34 50 107 ++26 43 102 25 42 101 ++64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 41 51 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 65 79 128 65 79 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 38 45 69 23 28 45 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 15 18 27 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 64 78 127 64 78 127 64 78 127 ++64 78 127 64 78 127 32 38 61 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 15 25 57 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 48 64 117 26 43 102 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++9 13 26 0 0 0 0 0 0 9 15 36 25 42 101 25 42 101 ++25 42 101 19 29 65 9 13 26 11 17 38 18 23 42 18 23 42 ++18 23 42 19 24 44 21 28 52 21 28 52 23 28 45 23 28 45 ++26 32 53 26 32 53 26 32 53 41 51 85 55 70 121 54 69 120 ++54 69 120 54 69 120 54 69 120 54 69 120 43 59 113 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 47 62 115 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 31 48 105 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 ++46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 44 60 114 41 54 95 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 5 7 14 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 27 41 89 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++35 51 108 35 51 108 35 51 108 35 51 108 34 50 107 30 47 105 ++25 42 101 25 42 101 ++63 77 126 63 77 126 64 78 127 64 78 127 64 78 127 64 78 127 ++64 78 127 41 51 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 49 60 97 65 79 128 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 66 80 128 ++66 80 128 32 38 61 16 21 36 66 80 128 66 80 128 59 72 115 ++41 51 85 41 51 85 50 58 85 49 60 97 49 60 97 49 60 97 ++49 60 97 49 60 97 49 60 97 53 64 102 53 64 102 53 64 102 ++53 64 102 53 64 102 53 64 102 60 71 109 62 75 121 66 80 128 ++66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 66 80 128 ++66 80 128 66 80 128 62 75 121 49 60 97 50 58 85 60 71 109 ++63 77 126 15 18 27 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 62 75 121 32 38 61 32 38 61 32 38 61 32 38 56 ++25 31 50 25 31 50 25 31 50 19 24 44 19 24 44 49 60 97 ++64 78 127 26 32 53 9 12 21 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 23 33 67 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 ++58 73 123 58 73 123 58 73 123 49 65 117 26 43 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++9 13 26 0 0 0 0 0 0 10 17 39 25 42 101 25 42 101 ++15 25 57 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 26 32 53 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 50 65 118 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 38 54 109 51 66 119 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 42 58 112 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 41 54 95 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 ++25 42 101 25 42 101 29 45 103 40 56 111 40 56 111 40 56 111 ++39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 30 47 105 ++35 51 108 35 51 108 35 51 108 35 51 108 34 50 107 28 45 103 ++25 42 101 25 42 101 ++45 60 114 61 75 125 63 77 126 63 77 126 64 78 127 64 78 127 ++64 78 127 38 47 77 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 53 64 102 65 79 128 65 79 128 ++65 79 128 59 72 115 49 61 100 63 77 126 65 79 128 65 79 128 ++65 79 128 32 38 61 12 15 26 65 79 128 63 77 126 12 15 26 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 32 38 61 66 80 128 ++66 80 128 66 80 128 66 80 128 65 79 128 65 79 128 65 79 128 ++65 79 128 49 60 97 0 0 1 0 0 0 0 0 0 0 0 0 ++1 1 2 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 53 64 102 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41 51 85 ++64 78 127 7 9 15 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 47 62 115 40 49 78 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++59 74 124 59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 ++58 73 123 58 73 123 48 64 117 26 43 102 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++13 20 42 0 0 0 0 0 0 19 29 65 25 42 101 19 29 65 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 21 28 52 54 69 120 54 69 120 ++54 69 120 54 69 120 54 69 120 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 29 45 103 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 29 45 103 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 36 52 108 46 61 115 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 ++44 60 114 44 60 114 41 54 95 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 ++25 42 101 25 42 101 36 52 108 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 111 32 49 106 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 41 89 27 41 89 ++28 40 79 29 40 76 35 51 108 34 50 107 33 50 106 25 42 101 ++25 42 101 25 42 101 ++25 42 101 28 45 103 46 61 115 61 75 125 63 77 126 63 77 126 ++64 78 127 39 46 71 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 19 24 44 25 31 50 25 31 50 ++19 23 37 1 2 3 0 0 0 1 2 3 15 18 27 32 41 72 ++65 79 128 29 34 52 7 9 13 65 79 128 29 34 52 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 29 34 52 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 50 58 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 53 64 102 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41 51 85 ++64 78 127 7 9 15 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 32 49 106 56 70 122 61 75 125 41 51 85 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++59 74 124 59 74 124 59 74 124 58 73 123 58 73 123 58 73 123 ++58 73 123 48 64 117 26 43 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++18 31 74 0 0 0 0 0 0 18 31 74 25 42 101 13 22 52 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 21 28 52 54 69 120 54 69 120 ++54 69 120 54 69 120 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 45 60 114 51 66 119 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++38 54 109 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 44 102 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 41 54 95 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 ++25 42 101 27 44 102 40 56 111 40 56 111 40 56 111 39 55 111 ++39 55 111 39 55 111 39 55 111 39 55 110 26 43 102 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++19 29 65 13 20 42 10 17 39 9 15 36 9 13 26 8 11 18 ++5 7 14 2 3 7 1 1 2 0 0 0 0 0 0 0 0 0 ++0 0 0 4 6 13 35 51 108 34 50 107 30 46 104 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 28 45 103 44 60 114 59 74 124 ++63 77 126 32 41 72 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 14 26 ++65 79 128 26 32 53 1 1 2 41 51 85 0 0 1 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 26 32 53 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 50 58 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 53 64 102 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41 51 85 ++40 49 78 1 2 3 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 25 42 101 ++26 43 102 43 59 113 60 75 125 61 75 125 61 75 125 41 51 85 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++59 74 124 58 73 123 58 73 123 58 73 123 58 73 123 58 73 123 ++47 62 115 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 1 1 2 0 0 0 19 29 65 25 42 101 10 17 39 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 19 24 44 54 69 120 54 69 120 ++54 69 120 44 60 114 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 35 51 108 51 66 119 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 46 61 115 ++26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 37 53 109 46 61 115 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 ++44 60 114 44 60 114 29 45 103 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 1 1 2 25 42 101 25 42 101 ++25 42 101 34 50 107 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 34 50 107 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++1 1 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 4 6 13 35 51 108 34 50 107 26 43 102 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 26 43 102 ++40 56 111 30 37 63 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 14 26 ++65 79 128 25 31 50 0 0 0 1 2 3 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 23 28 45 65 79 128 ++65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 65 79 128 ++65 79 128 50 58 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 49 60 97 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 31 74 25 42 101 25 42 101 25 42 101 33 50 106 ++56 70 122 61 75 125 61 75 125 61 75 125 61 75 125 49 60 97 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 59 74 124 ++58 73 123 58 73 123 58 73 123 58 73 123 58 73 123 45 60 114 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 5 7 14 0 0 0 15 25 57 25 42 101 16 21 36 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 23 42 54 69 120 54 69 120 ++49 65 117 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 29 45 103 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 32 49 106 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 28 45 103 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 44 60 114 27 41 89 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 ++26 43 102 39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 ++39 55 111 39 55 111 39 55 111 28 45 103 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 4 6 13 34 50 107 31 48 105 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 14 26 ++65 79 128 23 28 45 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 23 26 38 65 79 128 ++65 79 128 64 78 127 59 72 115 53 64 102 41 54 95 38 47 77 ++30 37 63 19 23 37 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 49 60 97 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 19 29 65 25 42 101 27 44 102 46 61 115 61 75 125 ++61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 49 60 97 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 58 73 123 ++58 73 123 58 73 123 58 73 123 58 73 123 42 58 112 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 13 22 52 ++13 22 52 13 22 52 13 22 52 13 22 52 13 22 52 13 22 52 ++13 22 52 5 7 14 0 0 0 13 20 42 44 60 114 16 21 36 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 8 11 18 41 51 85 52 67 119 ++30 46 104 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 46 61 115 51 66 119 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 48 64 117 40 56 111 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 39 55 111 46 61 115 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 ++44 60 114 38 54 109 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 ++32 49 106 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 35 51 108 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 4 6 13 34 50 107 28 45 103 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 10 17 39 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++64 78 127 23 26 38 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 4 5 9 12 15 26 ++7 9 13 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 49 60 97 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 19 29 65 38 54 109 58 73 123 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 61 75 125 60 75 125 49 61 100 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 58 73 123 ++58 73 123 58 73 123 58 73 123 39 55 110 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 23 42 56 70 122 15 18 27 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11 17 38 ++23 37 83 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++39 55 110 51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 49 65 117 47 62 115 27 44 102 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 30 47 105 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++44 60 114 28 45 103 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 25 42 101 26 43 102 ++39 55 111 40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 ++39 55 111 39 55 111 29 45 103 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 4 6 13 33 50 106 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 11 17 38 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++64 78 127 19 23 37 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 41 54 95 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 29 39 72 61 75 125 61 75 125 61 75 125 61 75 125 ++61 75 125 61 75 125 61 75 125 60 75 125 60 75 125 53 64 102 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 2 3 3 16 21 36 ++27 35 61 41 54 95 35 51 108 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 27 41 89 10 17 39 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 16 21 36 56 70 122 12 15 26 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 31 48 105 ++51 66 119 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 49 65 117 48 64 117 34 50 107 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 42 58 112 46 61 115 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 ++37 53 109 25 42 101 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 13 20 42 29 45 103 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 36 52 108 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 3 5 9 15 25 57 9 15 36 5 7 14 1 1 2 ++19 29 65 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 9 15 36 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++64 78 127 16 21 36 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 41 51 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 32 41 72 61 75 125 61 75 125 61 75 125 61 75 125 ++61 75 125 60 75 125 60 75 125 60 75 125 60 75 125 49 62 109 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 13 20 42 25 42 101 18 31 74 2 3 7 ++2 3 7 2 3 7 2 3 7 0 0 1 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 12 15 26 56 70 122 9 12 21 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 11 15 31 15 25 57 19 29 65 18 31 74 23 37 83 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 48 64 117 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++50 65 118 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 42 58 112 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++34 50 107 46 61 115 45 60 114 45 60 114 45 60 114 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 43 59 113 ++28 45 103 25 42 101 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11 15 31 ++40 56 111 40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 ++39 55 111 30 46 104 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++19 29 65 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 9 13 26 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++64 78 127 15 18 27 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++18 23 42 29 39 72 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 30 37 63 61 75 125 61 75 125 61 75 125 61 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 53 67 117 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 5 9 25 42 101 10 17 39 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 7 9 15 56 70 122 8 10 17 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++5 7 14 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 42 56 104 49 62 109 ++50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++49 65 117 48 64 117 28 45 103 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 27 44 102 ++44 60 114 46 61 115 45 60 114 45 60 114 28 40 79 45 60 114 ++45 60 114 45 60 114 44 60 114 44 60 114 44 60 114 35 51 108 ++25 42 101 25 42 101 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++37 53 109 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++19 29 65 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 9 13 26 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++64 78 127 15 18 27 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 19 29 65 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 30 37 63 61 75 125 61 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 55 70 121 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 23 37 83 5 7 14 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 2 3 5 56 70 122 7 9 13 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 15 25 57 25 42 101 25 42 101 25 42 101 23 37 83 ++10 17 39 9 13 26 3 5 9 1 1 1 0 0 0 0 0 0 ++1 1 2 5 7 13 9 12 21 11 15 31 19 24 44 50 65 118 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 ++48 64 117 36 52 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 37 53 109 ++46 61 115 45 60 114 45 60 114 29 40 76 19 24 44 45 60 114 ++45 60 114 44 60 114 44 60 114 44 60 114 42 58 112 26 43 102 ++25 42 101 25 42 101 23 37 83 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++40 56 111 39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 ++30 47 105 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++19 29 65 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 9 12 21 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++63 77 126 9 12 21 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 19 29 65 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 27 35 61 60 75 125 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 18 31 74 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 53 67 117 4 5 9 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 13 20 42 25 42 101 25 42 101 25 42 101 18 31 74 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 48 64 117 ++43 59 113 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 29 45 103 46 61 115 ++45 60 114 45 60 114 45 60 114 27 35 61 19 24 44 45 60 114 ++44 60 114 44 60 114 44 60 114 44 60 114 32 49 106 25 42 101 ++25 42 101 25 42 101 27 41 89 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 12 21 9 13 26 ++32 49 106 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 5 7 14 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++63 77 126 9 12 21 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 15 25 57 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 12 15 26 49 62 109 60 75 125 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 60 75 125 60 75 125 59 74 124 ++1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 23 37 83 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 36 45 78 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 9 15 36 25 42 101 25 42 101 25 42 101 19 29 65 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 49 65 117 ++49 65 117 49 65 117 49 65 117 49 65 117 49 65 117 47 62 115 ++28 45 103 25 42 101 11 15 31 2 3 7 3 6 11 5 7 14 ++13 22 52 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 40 56 111 46 61 115 ++45 60 114 45 60 114 45 60 114 27 35 61 17 22 38 45 60 114 ++44 60 114 44 60 114 44 60 114 40 56 111 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 39 55 111 39 55 111 30 47 105 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 3 5 9 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++61 75 125 52 67 119 36 52 108 25 42 101 25 42 101 25 42 101 ++25 42 101 4 6 13 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++26 43 102 4 6 13 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 15 25 57 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 2 3 5 32 41 72 60 75 125 60 75 125 ++60 75 125 60 75 125 60 75 125 59 74 124 59 74 124 59 74 124 ++3 4 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 27 41 89 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 28 36 67 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 9 12 21 25 42 101 25 42 101 25 42 101 19 29 65 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 49 65 117 ++48 64 117 42 56 104 41 54 95 48 64 117 48 64 117 33 50 106 ++25 42 101 25 42 101 9 13 26 0 0 0 0 0 0 0 0 0 ++13 20 42 25 42 101 23 37 83 18 31 74 18 31 74 18 31 74 ++18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 18 31 74 ++18 31 74 18 31 74 18 31 74 23 37 83 36 45 78 36 45 78 ++42 56 104 45 60 114 45 60 114 21 28 52 14 19 34 44 60 114 ++44 60 114 44 60 114 44 60 114 30 46 104 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 39 55 111 38 54 109 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++61 75 125 61 75 125 61 75 125 56 70 122 39 55 111 27 44 102 ++25 42 101 3 6 11 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 3 6 11 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 15 25 57 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 5 7 13 49 61 100 49 61 100 ++49 61 100 49 61 100 49 62 109 55 70 121 49 60 97 49 61 100 ++5 7 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 25 42 101 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 12 15 26 55 70 121 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 3 6 11 25 42 101 25 42 101 25 42 101 19 29 65 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 5 7 14 ++1 1 1 0 0 0 0 0 0 4 5 9 29 40 76 25 42 101 ++25 42 101 25 42 101 5 7 14 0 0 0 0 0 0 0 0 0 ++13 22 52 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++8 11 18 42 58 112 45 60 114 18 23 42 14 19 34 44 60 114 ++44 60 114 44 60 114 38 54 109 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 39 55 111 30 47 105 25 42 101 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 23 37 83 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 26 32 53 ++7 9 15 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 2 3 7 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 7 9 13 41 54 95 0 0 0 1 2 3 ++5 7 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 1 2 3 25 42 101 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 19 24 44 55 70 121 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 1 1 2 25 42 101 25 42 101 25 42 101 21 31 69 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 13 22 52 25 42 101 ++27 41 89 9 12 21 0 0 0 0 0 0 0 0 0 0 0 0 ++15 25 57 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 18 23 42 45 60 114 14 19 34 10 14 26 44 60 114 ++44 60 114 43 59 113 27 44 102 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 33 50 106 23 37 83 23 37 83 ++23 37 83 23 37 83 23 37 83 23 37 83 23 37 83 18 31 74 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++61 75 125 61 75 125 61 75 125 61 75 125 61 75 125 23 28 45 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 2 3 7 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 30 37 63 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 13 20 42 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 9 12 21 30 37 63 1 2 3 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 27 41 89 25 42 101 28 45 103 28 36 67 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 13 22 52 23 37 83 ++5 7 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++19 29 65 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 28 36 67 8 11 18 9 12 21 44 60 114 ++44 60 114 35 51 108 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 39 55 111 19 29 65 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 2 3 7 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 58 73 123 12 15 26 12 15 26 12 15 26 4 5 9 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 2 3 5 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 23 37 83 26 43 102 46 61 115 29 39 72 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 13 22 52 10 17 39 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++18 31 74 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 1 1 3 1 1 3 8 10 17 44 60 114 ++42 58 112 26 43 102 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 37 53 109 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 1 1 3 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 53 67 117 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 19 29 65 42 58 112 51 66 119 28 36 67 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 11 15 31 3 6 11 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++27 41 89 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 4 5 9 44 60 114 ++31 48 105 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 39 55 111 30 46 104 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 49 61 100 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 15 36 13 22 52 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 5 7 14 18 23 42 41 54 95 28 36 67 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++9 13 26 4 6 13 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 1 1 2 38 54 109 ++25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 37 53 109 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 41 54 95 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++25 42 101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++18 23 42 25 31 50 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 29 40 76 27 35 61 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19 29 65 ++19 29 65 25 42 101 27 41 89 19 29 65 23 37 83 25 42 101 ++25 42 101 25 42 101 25 42 101 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++39 55 111 29 45 103 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 41 51 85 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++27 41 89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 25 31 50 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 32 41 72 27 35 61 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 8 10 17 0 0 1 0 0 0 0 0 0 5 7 14 ++9 15 36 9 15 36 11 15 31 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++36 52 108 25 42 101 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 25 42 101 25 42 101 25 42 101 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++60 75 125 40 49 78 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 7 14 ++23 37 83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 25 31 50 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 28 36 67 27 35 61 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++28 45 103 25 42 101 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 23 37 83 18 31 74 10 17 39 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++59 74 124 36 45 78 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 12 21 ++49 62 109 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++23 28 45 23 28 45 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 27 35 61 27 35 61 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++59 74 124 32 41 72 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 6 11 ++53 64 102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++1 2 3 1 2 3 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 27 35 61 26 32 53 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++41 54 95 30 37 63 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++49 61 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 3 4 6 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 13 26 ++25 42 101 25 42 101 25 42 101 15 25 57 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++2 3 5 17 22 38 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++41 51 85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 6 13 ++13 22 52 13 22 52 13 22 52 11 15 31 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++27 35 61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ++0 0 0 0 0 0 +--- a/include/linux/linux_logo.h ++++ b/include/linux/linux_logo.h +@@ -47,6 +47,7 @@ extern const struct linux_logo logo_supe + extern const struct linux_logo logo_superh_clut224; + extern const struct linux_logo logo_m32r_clut224; + extern const struct linux_logo logo_spe_clut224; ++extern const struct linux_logo logo_openwrt_clut224; + + extern const struct linux_logo *fb_find_logo(int depth); + #ifdef CONFIG_FB_LOGO_EXTRA diff --git a/target/linux/xburst/qi_lb60/config-2.6.35 b/target/linux/xburst/qi_lb60/config-2.6.35 new file mode 100644 index 0000000..3673ed5 --- /dev/null +++ b/target/linux/xburst/qi_lb60/config-2.6.35 @@ -0,0 +1,24 @@ +CONFIG_BACKLIGHT_LCD_SUPPORT=y +CONFIG_BATTERY_JZ4740=y +CONFIG_FB_JZ4740=y +# CONFIG_FB_TMIO is not set +CONFIG_FRAMEBUFFER_CONSOLE=y +CONFIG_INPUT_PWM_BEEPER=y +CONFIG_JZ4740_QI_LB60=y +CONFIG_KEYBOARD_GPIO=y +CONFIG_KEYBOARD_MATRIX=y +CONFIG_LCD_CLASS_DEVICE=y +CONFIG_LCD_ILI8960=y +CONFIG_LOGO=y +CONFIG_LOGO_OPENWRT_CLUT224=y +CONFIG_MFD_CORE=y +CONFIG_MFD_JZ4740_ADC=y +CONFIG_MMC_JZ4740=y +CONFIG_MTD_NAND_ECC=y +CONFIG_SPI=y +CONFIG_SPI_BITBANG=y +CONFIG_SPI_GPIO=y +CONFIG_SPI_MASTER=y +CONFIG_SUSPEND_NVS=y +# CONFIG_USB_G_HID is not set +# CONFIG_USB_G_WEBCAM is not set |