summaryrefslogtreecommitdiff
path: root/target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch
diff options
context:
space:
mode:
Diffstat (limited to 'target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch')
-rw-r--r--target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch43
1 files changed, 0 insertions, 43 deletions
diff --git a/target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch b/target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch
deleted file mode 100644
index e09d5b7..0000000
--- a/target/linux/ramips/patches-3.8/0040-MIPS-ralink-add-memory-definition-for-RT2880.patch
+++ /dev/null
@@ -1,43 +0,0 @@
-From 1ca89d8a262f27f4ecd45d40b6774c415842421a Mon Sep 17 00:00:00 2001
-From: John Crispin <blogic@openwrt.org>
-Date: Sat, 13 Apr 2013 15:37:37 +0200
-Subject: [PATCH 40/79] MIPS: ralink: add memory definition for RT2880
-
-Populate struct soc_info with the data that describes our RAM window.
-
-Signed-off-by: John Crispin <blogic@openwrt.org>
-Patchwork: http://patchwork.linux-mips.org/patch/5181/
----
- arch/mips/include/asm/mach-ralink/rt288x.h | 4 ++++
- arch/mips/ralink/rt288x.c | 4 ++++
- 2 files changed, 8 insertions(+)
-
-diff --git a/arch/mips/include/asm/mach-ralink/rt288x.h b/arch/mips/include/asm/mach-ralink/rt288x.h
-index ad8b42d..03ad716 100644
---- a/arch/mips/include/asm/mach-ralink/rt288x.h
-+++ b/arch/mips/include/asm/mach-ralink/rt288x.h
-@@ -46,4 +46,8 @@
-
- #define CLKCFG_SRAM_CS_N_WDT BIT(9)
-
-+#define RT2880_SDRAM_BASE 0x08000000
-+#define RT2880_MEM_SIZE_MIN 2
-+#define RT2880_MEM_SIZE_MAX 128
-+
- #endif
-diff --git a/arch/mips/ralink/rt288x.c b/arch/mips/ralink/rt288x.c
-index 1e0788e..f87de1a 100644
---- a/arch/mips/ralink/rt288x.c
-+++ b/arch/mips/ralink/rt288x.c
-@@ -136,4 +136,8 @@ void prom_soc_init(struct ralink_soc_info *soc_info)
- name,
- (id >> CHIP_ID_ID_SHIFT) & CHIP_ID_ID_MASK,
- (id & CHIP_ID_REV_MASK));
-+
-+ soc_info->mem_base = RT2880_SDRAM_BASE;
-+ soc_info->mem_size_min = RT2880_MEM_SIZE_MIN;
-+ soc_info->mem_size_max = RT2880_MEM_SIZE_MAX;
- }
---
-1.7.10.4
-